EBONGUEII BUJ P TECHICAL SERVICE MANUAL

PREFACE

Objective

This technical manual describes the maintenance, troubleshooting and operating principle of the Bondwell 2 portable lap size personal computer.

Federal Communication Commission Radio Frequency Interference statement:

Warning: This equipment has been certified to, comply with the limits for a Class A computing device, pursuant to Subpart J of Part 15 of FCC rules. Only peripherals (computer input/output devices, terminals, printers, etc.) certified to comply with Class A limits may be attached to this computer. Operation with non-certified perpherals is likely to result in interference to radio and TV reception.

Copyright Bondwell Holding Ltd. (BHL) Hong Kong.

First edition: August 31, 1985.

This document contains the latest information available at the time of publication and is for internal use only. BHL, reserves the right to modify the contents of this material at any time. Therefore, before using this document, consult your nearest dealer or BHL for the information that is applicable and updated.

The information in this manual is intended for service technicians who are required to carry out subassembly troubleshooting; and for interested parties who need to understand the design and operation of the Bondwell 2 lap size.

When performing adjustments and troubleshooting, the following documentation should be available in addition to this manual.

- 1) BONDWELL 2 USER'S MANUAL
 - Target audience : end user (service technician should be familiar with the use of the BW2)
- 2) TEAC FD-35 MICRO FLOPPY DISK DRIVE MAINTENANCE MANUAL
 - Target audience : service technician performing adjustments and troubleshooting on the TEAC Single Side/Double Density microfloppy disk drive.

CONTENTS

CHAPTER 1	SYSTEM OVERVIEW
CHAPTER 2	THEORY OF OPERATION & CIRCUIT DESCRIPTION
CHAPTER 3	SYSTEM TROUBLESHOOTING
CHAPTER 4	PROGRAMMABLE DEVICES - PROGRAMMING CONSIDERATION
CHAPTER 5	SPARE PARTS LIST
CHAPTER 6	CIRCUIT DIAGRAMS & COMPONENT LAYOUT
APPENDIX A	KEYBOARD MATRIX
APPENDIX B	BIOS LISTING

CHAPTER 1 SYSTEM OVERVIEW

1.1 INTRODUCTION

The Bondwell 2 is a standalone lap size portable computer taken all the advantage of its predecessor, the BWl 2/14 series, but being much smaller in size. Making use of the compact size (640 x 200 dots) LCD display and the 3 1/2 in microfloppy disk drive allowing the concept of the BW2 becoming a reality.

All the essential feature of any advance computer can be found on the BW2. Not only it consists of the LCD module and the 360 microfloppy disk drive as mentioned above. The keyboard is located on the main unit, a built-in rechargeable battery allowing continuous operation up to eight hours without mains supply, a RS232 serial interface port, one external disk drive interface port, one parallel printer interface port and a gold-finger expansion slot located on the bottom of the computer allowing cartridge-based peripherals to be added to further enhancing the BW2.

1.2 SYSTEM BOARD

The main system PCB is located horizontally on the left hand part of the base unit. It consists of the vital functional area such as:

CPU, I/O logic, BOOT ROM, RAM, VRAM, I/O ports etc.

The BW2 utilize the Z80L as its CPU which operates on 2 MHz.

The BOOT ROM is a 4K bytes 2732. It contains the cold start loader, self test routine and character generating pattern.

The BW2 uses 8 dynamic RAM 4164 which operates on 200ns.

The system board contains all circuitary for interfacing external I/O devices. The following I/O Map gives the corresponding address for accessing a particular I/O device.

PORT MAP

00H : PPI (82c55) port A

01H : PPI (82c55) port B

02H : PPI (82c55) port C

03H : PPI (82c55) control reg.

10H: TIMER (82c53) counter reg. 0 TX RX USART

11H: TIMER (82c53) counter reg. 1 LCD - Contv.

12H : TIMER (82c53) counter reg. 2 MIRON

13H : TIMER (82c53) control reg.

20H : LCD CONTROLLER data reg.

21H : LCD CONTROLLER instruction reg.

40H : USART (Serial I/O) (82c51) data reg.

41H : USART (Serial I/O) (82c51) control/status reg.

50H : Printer output port

60H : Floppy disk controller command/status reg.

61H : Floppy disk controller track reg.

62H : Floppy disk controller sector reg.

63H : Floppy disk controller data reg.

Fig. 1.1 Ports and Memory Maps

1.3 POWER BOARD


The power unit of the BW2 is situated on the rear right hand side of the base / unit. It contains a rechargeable LEAD ACID battery and a power board. The power board is placed vertically adjacent to the battery for better cooling purpose.

The power board consists of switching circuitaries to convert the +12V battery to +5V and -13.0V output for the main board and LDC module respectively while the regulated +12V is supplied to the microfloppy disk drive.

CHAPTER 2 THEORY OF OPERATION AND CIRCUIT DESCRIPTION

2.1 INTRODUCTION

In this chapter, you will find detail circuit description of the BW2. Read through the chapter before going to repair/service the BW2.



Bondwell 2 Functional Block Diagram

2.2 CIRCUIT DESCRIPTION

2.2.1 CENTRAL PROCESSING UNIT (CPU)

The BW2 uses the Zilog Z80L low power CMOS microprocessor ICI as its CPU. The Z80L is an 8-bits microprocessor having 16 address lines, various clock and control lines.

It operates on 2MHz signal from the clock divider IC26. The RST (PIRESET) signal comes from the power board and upon this signal the CPU resets and clears all P.C. register and restarts at location OOOOH. All the address and data buses of the CPU are directly connected to the memory and I/O devices.

The WAIT input is pulled high disabling its function because the 64K dynamic RAM on-board main memory needs no wait state. The BUSREQ is also pulled high to disable because there is no need to set the various address, data and system control lines to high impedance state as there is no other bus master in the system (external device which the BW2 operates on). The BUSACK has no connection to any devices and is alway find to be in a high state because BUSREQ being high constantly.

The major control signals of the Z80L are the interrupts, halt, I/O request, memory request, read/write and clock lines.

When the FDC, DWG $\underline{A5}$, requests for data $\underline{transfer}$. The CPU \underline{HALT} goes low to enable NMI, the CPU is interrupted to allow specific function routine to be performed.

The system control buses, $\overline{\text{MI}}$, $\overline{\text{IORQ}}$, $\overline{\text{RD}}$ and $\overline{\text{WR}}$ is connected to the I/O logic (DWG A2) for the selection of the various I/O devices and enabling Read/Write operation to and from the system memory.




Fig. 2.1 Memory Request Timing Diagram

2.2.2 BIOS ROM

The BIOS ROM (BOOT ROM), IC8 DWG Al, is a $4 \, \mathrm{K}$ Bytes $450 \, \mathrm{ns}$ $2732 \, \mathrm{EPROM}$ containing both the diagnostic and initialization program.

The lower 2K addresses store the cold start loader for the system while the upper 2K addresses contain the character pattern generator.

The output enable $\overline{\text{OE}}$ and chip enable $\overline{\text{CE}}$ is connected together and $\overline{\text{ROM}}$ is selected by the bank selector HCl38 (IC58 DWG A5) following the power-up routine and for character generation. The advantage of connecting $\overline{\text{OE}}$ and $\overline{\text{CE}}$ is that current consumption of the 2732 ROM is dropped to standby mode when it is not operating.

2.2.3 POWER-UP INITIALIZATION

Fig 2.2 shows the power up initialization sequence.




Fig. 2.2 Power Up Sequence

2.2.4 REFRESH & I/O LOGIC

The logic ICs used in the BW2 are mostly high speed CMOS. The reason of using them is mainly their low current consumption feature.

The signal provided to the dynamic RAM (main memory) is the Row Address Select RAS, the Column Address Select RAS and the address Multiplex MPX.

The \overline{RAS} is equal to the \overline{MREQ} from the CPU. The \overline{RAS} and MPX is made to synchronize with the CPU clock using two flip-flops 74HC74, IC28. MPX changes from low to high when it is triggered by the rising edge of t2 in a memory fetch cycle while \overline{CAS} changes from high to low when triggered by the falling edge of t2.

In order to tailor for the timing of Z80 to match those of the BW2 family I/O chips, the falling edge of the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ is delayed to generate $\overline{\text{IORD}}$ and $\overline{\text{IOWR}}$ respectively. Moreover, the chip select of each chip is generated by delaying the rising edge of the $\overline{\text{IORQ}}$. All these are made synchronous with the CPU clock by using two D-type flip-flops 74HC74 (IC29).

Also, in the BW2, the address decoder 74HCl38 (IC23, DWG A2) provides individual address selection of the peripheral I/O devices. The system can gain access to the I/O devices by calling their corresponding addresses as shown in Fig l.l, the port and memory map. The address decoder is enable by a low on IORQ and low on the address line A7.

2.2.5 DYNAMIC RAM

The 64K bytes dynamic RAM is built-up of eight 4164 (200ns). The upper 32Kbytes bank (8000H to FFFFH) belongs to the common bank while the lower 32K bytes bank (0000H to 7FFFH) belongs to the switched bank. There are altogether eight switched banks, Fig. 2.4 Memory Map, controlled by the bank decoder (IC58 HC138). In these eight banks, bank 0 is the lower 32K bytes dynamic RAM, bank 1 is the VRAM bank and bank 7 is the ROM bank which is the BOOT ROM.

The two 74HCl57, IC24 and IC25, are there to provide multiplexing function to address the high and low order 16 bits system address bus through the control signal MPX.

The Din and Dout of each of the 4164 RAM is connected together to facilities efficient circuit design. Therefore early write method is used in BW2 to allow the R/W of data. The $\overline{\text{RD}}$ signal from the CPU is connected to the $\overline{\text{WE}}$ pin of the RAM chip via an inverter, the direction of data flow is determined by the line.




Fig 2.4 Memory Map of Bondwell 2

2.2.6 VRAM & LCD DISPLAY

The VRAM used in the BW2 are the static RAM HM6116 (IC50 to IC57), they can be directly accessed by the CPU when DIEN of the LCD controller (pin 39, MSM6255, IC49) is low. The 16K VRAM is addressed by MAO to MA13 from 6255 where MAO to MA10 are directly connected to the memory chips and MA11 to MA13 are connected to the address decoder (HC138, IC48) which enables the memory chips one at a time.

In the later version, two HM6264P are used instead of the eight 6116P.

The data access between the VRAM and the CPU is done through a tri-state transceiver (HC245, IC47). The transceiver is enabled by a low on \overline{G} (pin 19, IC47) which is signified by a low on \overline{VRAM} . Data transfer is then possible after the chip is activated. Direction of the data flow is controlled by the logic level of DIR. When DIR is low, data flow from B input (CPU) to A output (VRAM), when DIR is high, data flow from A input (VRAM) to B output (CPU).

The ADF of the LCD controller (pin 40) is pulled high to allow address A0 - A13 output to MA0 - MA13 while $\overline{\text{DIV}}$ is set low for external clock application (16MHz to pin 65).

Data is input to the LCD controller through the input RDO to RD7 directly from VRAM bus which is then fed to the LCD module via the display data parallel output (pin 33 - 36).

The LCD module is connected to the LCD controller (IC49) with a 12 way flat cable. The LCD module is a high resolution 640×200 dots matrix display.

The driving method of the LCD is ODD - EVEN mode which consists of 4 data lines from the 6255 (UDO - UD3). Where UDO and UD2 control the even dot bits of the LCD display while UD1 and UD3 control the odd dot bits. UD1 and UD2 take care of the upper half of the screen. UD3 and UD4 take care of the lower half of the screen. The Frame, DF, Load, CP are the signals for screen control and refreshing.

For detail of the LCD controller, please refer to Chapter 4 Section 4.4.

2.2.7 PARALLEL I/O

The parallel I/O in Bondwell 2 is a 82C55 which functions to select memory bank, scan keyboard, select drive and control several other I/O signals.

PCO to PC2 are decoded by a HCl38 to select one of the 8 memory banks. In these 8 banks, RAMl is the system RAM bank which has address from OH to 7FFFH. VRAM is the 16K bytes LCD refresh memory. RAM2 to RAM6 are connected to the gold-finger slot for expansion. The ROM bank selects the boot-ROM. PCO to PC2 are pulled high so that when power up, ROM bank is selected.

PC3 is the only port that have no connection PC4 receives the BUSY signal from external printer and PC5 receives a motor feed back signal generated by the motor on signal. PC6 senses the data carrier detect signal from RS232 port. PC7 detects the write protect signal generated from the floppy disks.

PAO to PA3 is decoded by a decimal decoder 7445 (IC42) to drive the row address of the keyboard. PBO to PB7 read the scanned keyboard to see if any key being pressed. The matrix of the keyboard is in the Appendix A.

PA4 and PA5 is the drive select signal to the floppy drives. PA6 selects between RS232 port at the back of the computer and that at the gold-finger. PA7 sends a stroke signal to the printer port, which indicates the validity of data to the printer.

2.2.8 FLOPPY DISK CONTROLLER

The 2797 (IC5) floppy disk controller (FDC) an NMOS device, its current consumption is typically 70mA. In fact the FDC is used only when the floppy disk drive is being accessed. Therefore a power saving feature incorporated so that if the floppy is idle for more than 10 minutes, the power supply to the FDC is cut. When accessing the floppy disk is needed, the motor-on MTRON (DWG A6) signal is first issued. The power board recognises motor-on signal as an the indication accessing floppy, it then turns on the power of the FDC. Upon power up, the self-reset the FDC issues a reset delay to circuit of itself. This will cause the FDC to reinitialize itself.

The data transfer rate of micro floppy disk drive to 250K bits/sec and the clock generator by 2797 is 1 MHz. Distinguished from other FDCs, 2797 contains an internal data separator and write precompensation circuit. The Test (pin 22) line is used to adjust both data separator and precompensation. the WD (pin 31) line is internally connected to the output of the write precomp one-shot. When Test = 0, Adjustment of the WPW (pin 33) line can then be accomplished. A second one-shot tracks the precomp setting at approximately 3:1 to insure adequate write data pulse widths to meet drive specifications.

Data separation is also adjusted with Test = 0. The TG43 (pin 29) line is internally connected to the output of the read data one-shot, which is adjusted via the RPW (pin 18) line. The DIRC (pin 16) line contains the read clock output (250KHz). The VCO trimming capacitor (pin 26) is adjusted for centre frequency. For detail description of 2797 calibration, please refer to testing procedures of BW2 in Chapter 3.

In the Bondwell 2, the CPU clock frequency is 2 MHz. When writing or reading data to or from the floppy disk drive, the worse case that the CPU has to serve the FDC is 27 usec when reading, and 23 usec when writing. These figures are not sufficient for the 2 MHz CPU to perform transferring one byte of data and increment and decrement various counters. So the method of interrupt I/O is used instead of programmed I/O.

Pin 38 DRQ is a data request signal. When the FDC wants a byte transfer, this signal is used to interrupt the CPU. Pin 39 INTRQ is interrupt request signal which goes high when a command execution in the FDC is finished. Ordinarily, CPU interrupt is disabled at the time of power up and is only enabled in the format disk program to indicate the termination of formatting one track.

2.2.9 SYSTEM CLOCK GENERATOR

The Bondwell 2 incorporates an 16 MHz crystal to produce the necessary clock frequency for the various system devices. The invertor HCU04 is used together with the crystal to produce the 16 MHz clock signal which is fed to the LCD controller and to a 4-bit binary counter which divide the signal into 8MHz, 4MHz, 2MHz and 1MHz. 4MHz is used by the Programmable Interval Timer 82C53. The 2MHz clock is used by the USART and the CPU (Ver. 1.0) while the 1MHz is the clock signal supplied to the Floppy Disk Controller.

2.2.10 PROGRAMMABLE INTERVAL TIMER (PIT)

The programmable timer of the Bondwell 2 is a 82C53 which has three 16 bit counters inside.

Counter 0 is used as the transmit $\overline{\text{TXC}}$ and receive $\overline{\text{RXC}}$ clock of 82C51 USART. OUT 0 is a square wave output dividing the 4MHz CLK 0 input by the counter value. It determines the transfer speed of the transmit/receive data.

CLK 1 is derived from the LCD controller (pin 24, IC49, DWG A4) and has clock signal value of 11 KHz feeding to counter 1. After divided by the counter value, it is a 3Hz square wave signal at OUT 1. This 3Hz output is directed to the power on LED indicator through IC38. When the battery goes low, the comparator on the power board send out a low voltage signal LVOP. As a result the LED blinks to show battery-low status.

The output of counter l is also the input of counter 2, CLK 2. Counter 2 is a monostable output working as a motor on $\overline{\text{MTRON}}$ signal which gives a second delay for the motor to turn off after $\overline{\text{MTRON}}$ goes high, Fig 2.5 Counter 2 is also the signal for turning on the power of the $\overline{\text{FDC}}$ after it has been shut down.




Fig. 2.5 $\overline{\text{MTRON}}$ Delay

2.2.11 PRINTER AND SERIAL I/O

The printer interface is performed by a HC273 (IC27) and two buffer ICs (IC37, 38). When data is latched to the HC273, the 8255 (IC4) sends a STB pulse to the printer indicating the validity of data at the printer port. The BUSY signal tells the 8255 the status of the printer.

The serial I/O in Bondwell 2 is performed by a 82C51 USART. The USART receives parallel data from the CPU and transmits serial data after conversion. The device also receives serial data from external devices and transmits parallel data to the CPU after conversion. The data lines of the USART are all level shifted by the line driver 1488 and line receiver 1489 (IC43 and IC44) to meet the standard RS232C specifications.

The SELECT signal from the 8255 choose between the input and the output mode of the RS232C port. When the SELECT is high, the B inputs of the IC45 is connected to the Y outputs (which is turn enable receiving function of the RS232C port). When SELECT goes low, gates A are connected to Y output gates (and RS232C port enters into transmitting mode).

2.2.12 POWER BOARD

The power in the Bondwell 2 is supplied by a built-in rechargeable battery of 12V 2.6AH. External power adaptor can be connected to the battery to recharge it through the D.C. jack at the back of the computer. Two switching circuit convert the 12V to 5V and -13V.

34 44

A voltage detector ICL8211 (IC1) detects the voltage level of the battery. If the battery drops below 10.5V (or any preset value), the LVOP (pin 4) goes to a low level, which together with the 3Hz pulse from teh PIT 8253 makes the power-on LED blinks to indicate battery low state. Detail of how to calibrate the low volt reference value is shown in Chapter 3.

The 5V output of the system is supplied through a L296 (IC2). The L296 is a monolithic switching regulator. The L296 regulation look p consists of a sawtooth oscillator, error amplifier, comparator and the output stage. An error signal is produced by comparing the output voltage with a precise 5.1V on-chip reference Zener Zap trimmed to ± 2%. This error signal is then compared with the sawtooth signal to generate the fixed frequency pulse width modulated pulses which drive the output stage. Precision and frequency stability of the loop is adjustable by an external RC network connected to pin 9.

The -13V output of the Bondwell 2 is supplied by a TL497AC (IC3) which is a fixed-on-time variable-frequency switching voltage regulator control circuit. The on time is programmed by an external capacitor connected between the frequency control pin (pin 3) and ground. The output voltage is controlled by an external resistor ladder network (R9, R10 and VR2). The -13V is solely for the supply to the LCD module and on-board 1488 chip.

The +12V supply is regulated through the high current linear regulator 7812 (IC5) which is, at the same time, the pre-regulator for the input of TL497AC. Though in the earlier version, it may be noticed that the +12V supply is taken directly from the battery and the pre-regulator for IC3 is 78L12.

The BW2 energy saving circuitary is constructed by using timer TLC555 (IC4) and it's associated components.

When the EN5V* goes low, the O/P (pin 3) of IC4 goes high which turns on the transistor T2 closing the relay RRD51A05. The +5V* is so connected to the +5V rail. The +5V* is the power supply to the FDC and the FDC driver/receiver.

When the EN5V* goes high turning off the transistor Tl. The capacitor Cl8 is then changed up through R16. The capacitor is initially discharged when Tl is turned off when EN5V* is low. When the voltage of Cl8 is greater than two-third of 5V, the output of the TLC555 will go low which turns off transistor T2 as well as the relay. The path from the +5V to the +5V* is opened cutting off power supply to the FDC and driver/receiver. The time delay to turn off +5V* is determined by the value of R16 and C18 and is typically 5 minutes.

CHAPTER 3 SYSTEM TROUBLESHOOTING

3.1 INTRODUCTION

This chapter provides all information necessary to troubleshoot the Bondwell 2 Lap Size Computer on the subsystem level. However, the following initial checks must be performed before the troubleshooting begins.

- 1) Use software which is known to be good in order to determine if the problem is hardware or software related.
- Perform a visual check prior to digging into the circuitry. That is, check for blown fuse, broken or burned components, damaged connectors, intermittent switches, etc. and other obvious defects.

3.1.1 INITIAL CHECKS

A self-test routine resided in the BIOS ROM is automatically performed each time the power is turned ON.

After ensuring the Bondwell 2 is properly setup, switch on power (Power Switch is located on the left hand side of machine) for the system unit. The self-test routine begins to run.

Normally the monitor should display:

"64K RAM is installed" and the system will urge you to put in a system diskette to load system.

If all system components are in full functional order. The display will show "pass all testes loading system".

The self-test routine resides within the BIOS ROM covers the areas of System RAM, VRAM, PIO, TIMER, USART, LCD controller and FDC.

If the system encounters any fault in the testing procedure, whether it is caused by defected components or any other reasons. The system will fail the self-test routine and display an error message of the related area will be displayed on the screen.

The message shown on screen might be one (or more) of the followings :-


- 1. System RAM test fail
- VRAM test fail
- 3. LCD controller test fail
- 4. PPI test fail
- 5. Counter test fail
- 6. USART test fail
- 7. FDC test fail
- 8. DRIVE A fail

The above messages indicates that the system fails to communicate with the particular device when they are called upon. They are aimed to provide a general direction where the trouble lies.

However, before starting any troubleshooting procedure, one must make sure whether the fault is a hard failure or not. This can be done simply by turning the power off and switch-on the power again. If the symptom persists, then start trouble-shoot the main board or the concerned area by following the troubleshooting flow-chart in the next section.


3.2 EXTERNAL DEVICE CONNECTOR WIRING DIAGRAM

3.2.1 RS-232C SOCKET PIN ASSIGNMENT (FRONT VIEW)




PIN NUMBER	SERIAL		
1	GND		
2	TRANSMIT DATA		
3	RECEIVE DATA		
4	REQUEST TO SEND		
5	CLEAR TO SEND		
6	DATA SET READY		
7	GND		
8	DATA CARRIER DEFECT		
9	DATA TERMINAL READY		

3.2.2 CENTRONICS-TYPE PRINTER PORT PIN ASSIGNMENT (FRONT VIEW)



PIN NUMBER	SIGNAL
1	STROBE
2	DATA O
3	DATA 1
4	DATA 2
5	DATA 3
6	DATA 4
7	DATA 5
8	DATA 6
9	DATA 7
10	GND
	BUSY
12	GND
13	GND
14	GND
15	GND

3.2.3 DISK DRIVE EXPANSION PORT PIN ASSIGNMENT (FRONT VIEW)



PIN NUMBER	SIGNAL
1	+12V
2 ,	+5V
3	+5V
4	INDEX
5	DRIVE SELECT 1
. 6	DIRECTION
7	STEP
8	WRITE DATA
9	WRITE GATE
10	TRACK ØØ
Il	WRITE PROTECT
12	READ DATA
13	SIDE SELECT

1				
orane mende	14		+12V	
	15		+12V	
The second second	16		+5V	
	17		DRIVE SELECT Ø	
	18		MOTOR ON	
	19		READY	
	20		GND	
21		1	GND	
22		1	GND	
23		G	GND	
24		G	ND	
25		GN	VD STEELER	

3.2.4 EXPANSION SLOT PIN ASSIGNMENT

J18 EDGE	CON.		J19 EDGE CON.
5٧	1	26	12V
D3	2	27	12V
Al	3	28	A3 TOP
A2	4	29	A4 NIEW
CTSB	5	30	A5
RST	6	31	A6
MODSEL	7	32	A7
16MHZ	8	33	A8 26 CIRCUIT
IORQ	9	34	A9 1 BOARD
RD	10	35	Alo
D0	11	36	All
D1	12	37	Al2 BOTTOM
D2	13	38	Al3
AO	14	39	A1,4
D4	15	40	RAM6
D5	16	41	RAM5
D6	17	42	RFSH , 25
D7	18	43	WR 50
DCDB	19	44	SELECT
DTRB	20	45	RAM2
RTSB	21	46	RAM3
DSRB	22	47	R:AM4
TXDB	-23	48	SLOT
RXDB	24	49	GND
GND	25	50	5V

3.3 FAULT ISOLATING FLOW CHART

Whenever experiencing any kind of malfunction on the BW2. The following fault-isolating flow chart and the Remarks in the following page enable a quick and systematic approach to locate and correct the fault.




Fig. 3.1 Fault Isolating Flow Chart

REMARKS :

- A. i) Check switching regulator pin 11 of IC2 L296 for oscillation. The output should be a saw tooth waveform of 60KHz.
 - ii) Check pin 2 of the above IC, the output should be a 60KHz square waveform.
- B. i) Check the output of IC5 7812 (PCB version 1.5) for +12V.
 - ii) Check pin 3 of IC3 TL497AC switching regulator for a periodic output in the following form.
 - iii) Check also the output of pin 7 for square wave.
- C. i) Check the timing frequency and pulse width of the variable capacitor Jl4 and the two variable resistors Jl5 and Jl6 is of the correct specification and calibrate accordingly.

Adjust J15 (10KVR) so that the pulse width on FDC pin 31 is 250ns + 10ns.

Adjust J16 (50KVR) so that the pulse width on FDC pin 29 is 500ns + 20ns.

Adjust J14 (VC) to set the frequency of pin $16 \ \text{FDC}$ to $250 \ \text{KHz} + 1 \ \text{KHz}$.

ii) Check the +5V * to FDC and varify the signal source from the power board and the Programmable Interval Timer 82C53 IC6.


3.4 GENERAL TROUBLESHOOTING TECHNIQUE

- 1. When going to the suspected area of the main PCB, you should perform output to input check until the bad signal is located.
- 2. If the symptom indicated is not very obvious or is difficult in deciding where to start troubleshooting, then you should start with the clock generator and CPU as shown in Schematic DWG Al and check for signal activity.
- 3. You could swap parts or even a sub-assembly to simplify a complicated problem.

3.5 DISASSEMBLY/ASSEMBLY PROCEDURE

- 1. Unscrew the four screws at the bottom of machine and the two at the inside of the carrying handle mounting plate.
- 2. Separate the machine top and bottom cabinets by pressing inward to unlock the hooks which are located on the bottom cabinet rim.

HINT: it is easier to undo the hook on the left hand side (direction key side) of the machine first. Fig. 3.2 shows the location of the screws and hooks.






Fig. 3.2 Screws and Hooks Location of Bondwell 2

- Rest the machine on its base and gently lift up the top cabinet.
- 4. Disconnect the keyboard cable from the keyboard assembly P.C.B.
- 5. Disconnect the LCD module connecting cable from the main P.C.B. mounted on the base of main unit.
- 6. Undo the screw that hold the 'Power On' LED indicator and release it from its housing.

Top cabinet can be completely free from the base unit.

- 7. To separate the keyboard unit, release the four screws on the keyboard template (metal plate) that hold the unit to the top cabinet. Keyboard can then be free from top cabinet housing.
- 8. On the inside of the top cabinet there are two screws (with compression spring) that hold the LCD module to the machine. Undo these screws to release the module from cabinet.
- 9. Rest the LCD module unit on a flat surface with LCD facing upward. Undo the six screws and the four hex screws mounted on the front plate. Put away the LCD front cabinet and direct access to the LCD module is possible.

Bottom Unit :-

- 10. unscrew the four screws that hold the microfloppy disk drive and disconnect all the sockets to the disk drive. Free the drive unit from bottom cabinet.
- 11. Release the rechargeable battery by undoing the two screws that holds the battery by the metal fastening plate. At the same time, gently lift off the power supply board (the small p.c.b. situated vertically adjacent to the battery) together with the power supply socket.
- 12. Undo all the screws on the main board and handle mounting plate that hold the main p.c.b. to the base of bottom cabinet. Gently lift up the p.c.b. and disassembly procedure is completed.
- 13. Re-assembly procedure is reverse to disassembly procedure.

3.6 BONDWELL 2 HARDWARE SPECIFICATION

3.6.1 MAIN BOARD

The diagnostic on the BOOT ROM, as mentioned in the earlier section, must be passed, which include:

System RAM test,
Video RAM test,
PPI test,
USART test,
TIMER test,
FDC test,
LCD CONTROLLER test, and
Disk Drive A test.

3.6.2 POWER CONSUMPTION

The power consumption of main board with keyboard, LCD module and floppy disk drive disconnected.

+5V - less than 400 mA +12V - less than 30 mA -12V - less than 31 mA

3.6.3 CLOCK FREQUENCY


16 MHz (IC33 pin 6) - ± 0.1% 4 MHz (IC33 pin 13) - ± 0.1% 2 MHz (IC33 pin 12) - ± 0.1% 1 MHz (IC33 pin 11) - + 0.1%

Output level : high \geq 4.5V low \leq 0.2V


3.6.4 WRITE PULSE WIDTH, READ PULSE WIDTH AND DATA RATE

When TEST pin (FDC 2797 pin 22) strobe low:
Note: Steady state - 30 seconds after power on.


pin 16 of FDC - 250KHz ± 1KHz (at steady state)
pin 16 of FDC - 250KHz ± 10KHz (at any other time)



Pin 29 of FDC - 500ns \pm 20ns



Pin 31 of FDC - 250ns \pm 10ns



3.6.5 FDC (2797 IC5) TESTING AND ADJUSTMENT PROCEDURE

- Jumper, J30 should be set to VCC at power up.
- After power on, switch J30 to the other position so that FDC pin 22 (TEST) is connected to GND.
- Observe FDC pin 31 with a CRO.
- The CRO is set to 50ns/div and 0.5V/div.
- Adjust J15 (10KVR) so that the pulse width on FDC pin 31 is 250ns \pm 10ns.
- Set the CRO to 100ns/div and 0.5V/div
- Observe FDC pin 29.
- Adjust J16 (50 KVR) so that the pulse width on FDC pin 29 is 500ns \pm 20ns.
- Use a frequency counter to measure the frequency on FDC pin 16.
- Adjust J14 (variable cap) to set the frequency to 250KHz \pm 1KHz.
- Switch the jumper back to the original position.
- Power off.

- 3.6.6 BONDWELL 2 SWITCHING POWER SUPPLY TESTING AND CALIBRATING PROCEDURES :
 - i. Calibration spec. of switching power supply module
 - * The following tests are under the conditions of having DUMMY LOAD and HEAT SINK.

- supply voltage:

9.5V min. to 16V max.
+12.00V nominal

- line regulation (5V\$2A): 20mV (typ.)

- load regulation (5V§4A): 15mV (typ.)

- output rise time : 100ms (typ.)

- RESET delay time : 100ms (typ.)

- output current limit : +5V --> 4A (protected) -13V --> -230mA (protected)

- (1) pin (11) of L296:
 pin (2) of L296:
 (2) pin (3) of TL497AC:
 pin (7) of TL497AC:
 Square waveform

<Detail waveforms are shown in page 2>

- nominal output voltage : #1 +12V \$700mA#2 +5V \$2A

#3 -13V S-45mA

output voltage variation: +5V (4.9V to 5.2V) o/c +5V (4.75V to 5.25V) \$2A +12V (9.5 to 16V) \$700mA -13V (-12.00V to -13.50V) \$-45mA

- heat sink temperature : under 90 °C (operating)

PCB dimensions :

 $11.7cm \times 6.9cm$


Final test for LVOP SHOULD obtain the following results:

LED flashing voltage: 9.6V to 10.2V LED lit voltage: 11V to 11.6V


(When switching on the whole unit HANDBOOK, must lit at all trials.) the LED

Detail waveforms :

a) At pin(11) of L296,



b) At pin(3) of TL497AC,



ii. Calibrating Procedures :

- a) #3 -13V output voltage calibration:
 - 1) Set supply voltage of power board to 15V ± 0.5 V.
 - 2) With the output at full load (-45mA), trim the output voltage to $-13\text{V} \pm 0.1\text{V}$.
 - 3) Vary the supply voltage to 9.5V +0.2V, output voltage SHOULD NOT be less than -12.00V.
- b) Low voltage calibration:
 - 1) Set supply voltage of power board to 9.80V sharp with a DVM.
 - 2) Probe pin (4) of ICl(ICL8211), LVOP, and use a plastic screw driver to trim VRl in one direction to obtain a 'logic l' (4.5V min).
 - 3) With LVOP STILL at 'logic l', trim VRl in reverse direction very slowly until pin (4) of ICl JUST switch to 'logic 0'.
 - 4) Fix the value of VRl for subsequent testes.
- * Final test for LVOP SHOULD obtain the following results:

LED flashing voltage (V_L): 9.6V to 1.2V LED lit voltage (V_H): 11.0V to 11.6V

- iii. Testing procedure for low volt output, LVOP:
 - a) Set supply voltage to $+13V \pm 0.5V$ with a DVM.
 - b) Probe pin (4) of ICl(ICL8211) to note a 'logic l'.
 - c) Gradually decrease supply voltage to power board until pin (4) JUST switches to 'logic 0'.
 - d) Check the value of the supply voltage, VL It must be : 9.6V < V < 10.2V
 - e) In the same way, increase the supply voltage gradually until pin (4) JUST switches back to 'logic l'.
 - f) Check the value of the supply voltage, VH It should be : $11.0 \, \text{V} < \, \text{V} < \, 11.6 \, \text{V}$

3.6.7 DISK DRIVE

1. Power Consumption

+12V : Standby lmA (max.)

Average at read/write : 85mA (typ.)

180mA (max.)

Average at seek : 200mA (typ.)

260mA (max.)

Peak at spindle motor start : 300mA (max.)

+5V : Average at read /write : 140mA (typ.)

170mA (max.)

Average at seek : 100mA (typ.)

120mA (max.)

- 2. Motor speed : 300 r.p.m. ± 1%
- 3. Alignment specification (using a commercially available alignment disk).

Radial alignment lobe rate : 80% min Index to data burst : 200 usec + 100 usec Hysteresis : 20% max Head azimuth angle : \pm 18° Asymmetry (track 0, track 39) : 600 nsec

CHAPTER 4 PROGRAMMABLE DEVICES

This chapter describes some of the programmable devices in the Bondwell 2 from the programming point of view. All the necessary information are included. However, the reader should be familiar with the Bondwell 2 and the Z-80 assembly language programming.

4.1 8253, THE PROGRAMMABLE INTERVAL TIMER

To the programmer, the 8253 counter/timer appears as four memory locations or I/O ports. These are selected as follows:

	7							
cs	A 0	Al	Function					
 0	0	0	Select counter/timer 0					
0	0	1	Select counter/timer l					
0	1	0	Select counter/timer 2					
0	1	1	Select Control Register					

Since the Read Control signal RD is tied permantly to +5V by hardware, the 8253 is limited to the following manipulation:

	η				
cs	RD	WR	Al	A0	Function
0	1	0	0	0	Load counter/timer 0
0	1			Load counter/timer 1	
0	1	0	1	0	Load counter/timer 2
0	1	0	1	1	Write Mode Word
0	1	1	Х	Х	No Operation, 3-state
					/ 3 5000

The modes for each counter are programmed by selecting each timer-register address and writing the correct control word for format is shown in the following chart.

4.1.1 8253 PROGRAMMABLE INTERVAL TIMER CONTROL WORD

Control Word and Count Value Program

Each counter operating mode is set by control word programming. The control word format is outlined below.

07	D6	D5	04	D3	D2	D1	DO	7
SC1	SC0	RLO	RL1	M2	i M1 i	MO	BCD	
Sele Coun	ct	Read/			Mode		8CD	
	(CS	= 0, 4	40, A1	= 1,1	. RD =	1. W	(R = 0)	
								- 1

Select Counter (SCO, SC1): Selection of set counter

1 00			1
SC	. !	SC0	Set Contents.
0		0	Counter = 0 selection
0		1	Counter = 1 selection
1		0	Counter = 2 selection
1		1	Illegal combination

 Read/Load (RL1, RL0): Count value Reading/ Loading format setting

		The state of the s							
RL1	RLO	Set Contents							
0 0		Counter Latch operation							
0	1	Reading/Loading of Least Significant byte (LSB)							
1	0	Reading/Loading of Most Significant byte (MSB)							
1 1		Reading/Loading of LSB followed by MSB							

BCD: Operation count mode setting

		5
	BCD	Set Contents
	0	
-		Binary Count (16-bits Binary)
-		
	1	BCD Count (4-decades Binary Coded
		Decimal)
•		

 Mode (M2, M1, M0): Operation waveform mode setting


M1	МО	Set Contents
0	0	Mode 0 (Interrupt on Terminal Count)
0	1	Mode 1 (Programmable One-Shot)
1	0	Mode 2 (Rate Generator)
1	1	Mode 3 (Square Wave Generator)
0	0	Mode 4 (Software Triggered Strobe)
0	1	Mode 5 (Hardware Triggered Strobe)
		0 1

x denotes "not specified".

4.1.2 MONITORING 8253 COUNTER/TIMER OPERATION

The 8253 counter/timer has no Status register. Therefore, operation is monitored by reading the contents of any counter register, at any time. Below shows a reading technique.

If you want to read a counter's contents while it is decrementing, then you must write the following command code to the counter/timer.



Writing in the following instruction sequence, you will read the contents of counter on the fly.


LD A, 40H; output control code to read OUT (7), A; counter 1 contents IN A, (5); Read counter 1 contents and LD C, A; store in BC IN A, (5) B, A

4.2 82C55, CMOS PROGRAMMABLE PERIPHERAL INTERFACE

This device provides effective means to interface peripheral equipment such as the keyboard and a high speed printer to the Z80 CPU through the 24-bit I/O pins, which is equivalent to three 8-bit bidirectional buses, and the control lines.

The following diagram shows the circuit configuration.

CIRCUIT CONFIGURATION



BASIC FUNCTIONAL DESCRIPTION

Group A and Group B

When setting a mode to a port having 24 bits, set it by dividing it into two groups of 12 bits each.

Group A: Port A (8 bits) and high order 4 bits

of port C (PC7 ~ PC4)

Group B: Port 8 (8 bits) and low order 4 bits of

port C (PC3 ~ PC0)

Mode 0, 1, 2

Mode 0:

There are 3 types of modes to be set by group as

follows:

Basic input operation/output operation

(Available for both groups A and B)

Mode 1: Strope input operation/output opera-

tion

(Available for both groups A and B)

Mode 2: Bidirectional bus operation

(Available for group A only)

When used in mode 1.or mode 2, however, port C has bits to be defined as ports for control signal for operation ports (port A for group A and port B for group B) of their respective groups.

Port A, B, C

The internal structure of 3 ports is as follows:

Port A: One 8-bit data output latch/buffer and

one 8-bit data input latch

Port B: One 8-bit data input/output latch/buf-

fer and one 3-bit data input buffer

Port C: One 8-bit data output latch/buffer and

one 8-bit data input buffer (no latch

for input)

Single bit set/reset function for port C

When port C is defined as output port, it is possible to set (to turn to high level) or reset (to turn to low level) any one of 8 bits individually without affecting other bits.

OPERATIONAL DESCRIPTION


Control Logic

Operations by addresses and control signals, e.g., read and write, etc. are as shown in the table below:

Operation	A1	A0	cs	WR	RD	Operation
	0	0	0	1	0	Port A →Data Bus
Input	0	1	0	1	0	Port B → Data Bus
	1	0	0	1	0	Port C → Data Bus
	0	0	0	0 -	1 1	Data Bus Port A
Output	0	1	0	0	1	Data Bus → Port B
	1	0	٥	0	1	Data Bus → Port C
Control	1	1	0	0	1	Data Bus → Control Register
	1	1	0	1	0	Illegal Condition
Others	×	x	1	×	x	Data bus is in the high impedance status.

Setting of Control Word


The control register is composed of 7-bit latch circuit and 1-bit flag as shown below.



Bit Set/Reset Function

When port C is defined as output port, it is possible to set (set output to 1) or reset (set output to 0) any

one of 8 bits without affecting other bits



Interrupt Control Function

When MSM82C55A-5 is used in mode 1 or mode 2, the interrupt signal for CPU is provided. The interrupt request signal is output from port C. When the internal flip-flop INTE is set beforehand at this time, the desired interrupt request signal is output. When it is reset beforehand, however, the interrupt request signal is not output. The set/reset of the internal flip-flop is made by the bit set/reset operation for port C virtually.

Bit set -INTE is set -Interrupt allowed

Bit reset -INTE is reset -Interrupt inhibited

Operational Description by Mode

1. Mode 0 (Basic input/output operation)

Mode 0 makes MSM82C55A-5 operate as a basic input port or output port. As no control signal such as interrupt request, etc. is required in this mode. All of 24 bits can be used as two-8-bit ports and two 4-bit ports. Sixteen combinations are then possible for inputs/outputs. The inputs are not latched, but the outputs are.

Туре	-		· ·	Cont	rol W	ord				Group A		Group B	
,,	D7	De	, D	s D.	4 D	3 D:	۵,	Do	Port A	High Order 4 Bits		Low Order 4 Bit	
1	1	0	0	0	0	0	0	1		of Port C	Port B	of Port C	
2	1	0	10	10	0	0	 	0	Output	Output	Output	Output	
3	1	0	0	10	0		0	1	Оитрит	Output	Output	Input	
4	1	0	0	0	+	0	 	0	Output	Output	Input	Output	
5	1	0	0	+	10	10	1	1	Output	Output	Input	Input	
6	1	0		0	1	0	0	0	Output	Input	Output	Output	
7	-		0	0	1	0	0	1	Output	Input	Output	Input	
		0	0	0	1	0	1	0	Output	Input	Input		
8	1	0	0	0	1	0	1	1	Output	Input	Input	Ουτρυτ	
9	1	0	0	1	0	0	0	0	Input	Output	Output	Input	
10	1	0	0	1	0	0	0	1	Input	Output		Output	
11	1	0	0	1	0	0	1	0	Input	Output	Output	Input	
12	1	0	0	1	0	0	1	1	Input	Output	Input	Output	
13	1	0	0	1	1	0	0	0	Input		Input	Input	
14	1	0	0	1	1	0	0	1	Input	Input	Output	Output	
15	1	0	0	1	1	0	7	0		Input	Output	Input	
16	1	0	0	1	1	0	1		Input	· Input	Input	τυατυΟ	
a · Whi						0		1	input	Input	Input	Input	


Note: When used in mode 0 for both groups A and B $\,$

Port C Function Allocation in Mode 1

Combination of Input/Output Port C	Group A: Input Group B: Input	Group A: Input Group B: Output	Group A: Output Group B: Input	Group A: Output Group B: Output
PC ₀	INTRB	INTRB	INTRB	INTRR
PC ₁	IBFB	OBFB	IBFB	OBFB
PC ₂	STBB	ACK _B	STB _B	ACK _B
PC ₃	INTRA	INTRA	INTRA	INTRA
PC ₄	STBA	STBA	1/0	1/0
PC ₅	IBFA	IBFA	1/0	1/0
PC ₆	1/0	1/0	ACKA	ACKA
PC ₇	1/0	1/0	OBFA	OBFA

Note: I/O is a bit not used as the control signal, but it is available as a port of mode 0.


Examples of the relation between the control words and pins when used in mode 1 is shown below: (a) When group A is mode 1 output and group B is mode 1 input.



4.3 82C51 USART (UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER)

The functional block diagram of the USART is shown in the following figures.

FUNCTIONAL BLOCK DIAGRAM



FUNCTION

Outline

MSM82C51A's functional configuration is programed by the software,

Operation between MSM82C51A and CPU is executed by program control. Table 1 shows the operation between CPU and the device.

Table 1 Operation between MSM82C51A and CPU

<u>cs</u>	<u>آ</u> /ي ا	İRD	WR	
1	XX		x	Data bus 3-state
0	X	1	1	Data bus 3-state
0	1	0	1	Status - CPU
0	1	1	0	Control word - CPU
0	0	0	1	Data → CPU
0	0	1	0	Data ← CPU

It is necessary to execute a function-setting sequence after resetting on MSM82C51A. Fig. 1 shows the function-setting sequence.

If the function was set, the device is ready to receive a command, thus enabling the transfer of data

by setting a necessary command, reading a status and reading/writing data.




Fig. 1 Function-Setting Sequence (Mode Instruction Sequence)

Control Words

There are two types of control word.

- Mode instruction (setting of function)
 Command (setting of operation)

Mode Instruction

Mode instruction is used for setting the function of MSMB2C51A. Mode instruction will be in "wait for write" at either internal reset or external reset. That is, the writing of control woro after resetting will be recognized as "mode"

Items to be set by mode instruction are as follows:

Synchronous/asynchronous mode

- Stop bit length (asynchronous mode)
- · Character length
- · Parity bit
- Baud rate factor (asynchronous mode)
 Internal/external synchronization (synchronous) mode)
- No. of synchronous characters (synchronous)

The bit configuration of mode instruction is shown in Fig.'s 2 and 3. In the case of synchronous mode, it is necessary to write one- or two-tyte sync characters.

It sync characters were written, a function will be set because the writing of sync characters constitutes part of mode instruction.




Fig. 2 Bit Configuration of Mode Instruction (Asynchrnous)




Fig. 3 Bit Configuration of Mode Instruction (Synchronous)

Command

Command is used for setting the operation of MSM82C51 A.

It is possible to write a command whenever necessary after writing mode instruction and sync characters.

Items to be set by command are as follows: • Transmit

- Enable/Disable
- Receive
- Enable/Disable • DTR, RTS
- Output of data. · Resetting of error flag.
- . Sending of break characters

Sending of oreas orius
 Internal resetting
 Hunt mode (synchronous mode)
 The bit configuration of a command is shown




Fig. 4 Bit Configuration of Command

Standby Status

It is possible to put MSM82C51A in "standby status" for the complete static configuration of CMOS.

It is when the following conditions have been satisfied that MSM82C51A is in "standby status."

- (1) CS terminal shall be fixed at Vcc level.
- (2) Input pins other than CS, Do to D7, RD, WR and $\ensuremath{\mathrm{C}/\mathrm{D}}$ shall be fixed at Vcc or GND level (including SYNDET in external synchronous mode),

Note When all outputs current are 0, ICCS specification is applied.

4.4 MSM6255 LCD CONTROLLER

The following is the full list of the control code and instruction register of the MSM6255.

(1) Mode control

By writing "OOH" in the instruction register, the mode control register can be assigned.

		Reg	iste				A0	D7	D6	D5	D4	D3	D2	Dl	D0	
Ins	truc	tion	reg	iste	r		1.	0	0	0	0	0	0	0	0	Read able
Mod	.e ∞	ntro	l re	gist	er		0	O O MODE DATA								
									<u></u>							••
							1							***************************************		7
D6	D5	D4	D3	D2	Dl	D0		Outr	out s	syste	<u>m</u>					-
				0	0		N	Vorma	al	1-k						
				1	0	0	OI	DD/EV	ÆN	ser	rial		Character		and the second s	
				Х	1.	0		1 1	L was	an 11 a	. T			splay		
/o	T /O	- 40	7 (0	Х	1		1	4-bit parallel								
1/0	I/O	1/0	I/C	0	0	0	1	vorm	al	l-bit						
				1	0		OI	DD/E	VEN		serial		Graphics			
				Х	1			4-bit parallel					GLADITICS			a de la companya de l
				Х	1		4									
Blinking time	Cursor ON/OFF	Cursor blinking	Display ON/OFF	ODD/EVEN	4-hit parallel/ 1-bit serial	Mode										
b				1:			ay O	N								
				0:		_	ay O									
				- D5	D ₄	4										
				0 0 1 1		0 1 0 1	Cur Cur	sor sor sor	OFF ON	ıking	ſ					, 4
	- head from the region of the second	· 		- 1: 0:			ames ames	1	Ha]	f of	bli	nkir	ng fi	reque	ency	

(2) Character pitch setting

Register	A0	D7	D6	D5	D4	D3	D2	Dl	D0
Instruction register	1	0	0	0	0	0	0	0	1
Character pitch register	0	(V _p -1)			0	(H _p -1)			

Readable Readable

 ${\rm H}_{\rm p}$ represents the number of bits indicated in one byte indication data sent from RAM. The value of ${\rm H}_{\rm p}$ is the following five types.

Нр	D2	Dl	D0		
4	0	1	1	Horizontal character pitch	4
5	1	0	0	11	5
6	1	0	1	и.	6
7	1	1	0	11	7
8	1	1	1	· tt	8

(3) Character number setting (per line)

					- 1	22	2	ומ	חמ	
	A0	D7	D6	D5	D4	103	102	DT	- DU	
Instruction register	1	0	0	0	0	0	0	1	0	R
Character number register	0	0	(H _z -1)							

Read— Wble

Assuming the total dot number to the horizontal direction of the display is $\mathbf{N}_{\mathrm{H}\text{,}}$

$$N_{H} = H_{p} \times H_{N}$$
 , where $H_{N} = 2$ to 128.

The maximum value of $N_{H} = 8 \times 128 = 128$ bytes = 1,024 dots.

(4) Time sharing number setting (display duty)

Register	ΑO	D7	D6	D5	D4	D3	D2	Dl	D0
Instruction register	1	0	0	0	0	0	0	1	1
Time sharing register	0	(N _x -1)							

Readable

 $N_{x} = 1$ to 256

(5) Cursor shape setting

Register	A0	D7	D6	D5	D4	D3	D2	Dl	DO
Instruction register	1	0	0	0 .	0	0	1	0	1.
Cursor position register	0	(C _{pu} -1)			(C _{pd} -1)				

Readable Readable

In the character display (character mode), on lines from C_{pu} to C_{pd} , the cursor is indicated. For example, when $C_{pu} = C_{pd} = 8$ is specified while 5 x 7 dot font is used, the cursor is displayed below a character.

The length of the cursor to the horizontal direction becomes the same as the character pitch to the horizontal direction: H_p . If Cpu, Cpd \leq V_p , the cursor is indicated with the highest priority. whereas, Cpu, Cpd > Vp, the cursor is not indicated. This setting is invalud in the graphic mode.

(6) Display start lower address setting

Register	A0	D7	D6	D5	D4	D3	D2	Dl	D0
Instruction register	1	0	0	0	0	0	1	0	l
Indication start address register (lower byte)	0	Lower start address							

Readable Readable

(7) Display start upper address setting

Register	A0	D7	D6 -	D5	D4	D3	D2	Dl	D0
Instruction register	1	0	0	0	0	0	1	1	0
Indication start address register (upper byte)	0	Upper start address							

Readable Readable

The display start address shows an address of the RAM which stores data indicated at the left end and the most upper position. start address is composed of upper and lower 8 bits (16 bits in total) in the graphic mode. In the character display mode, it is composed of the lower 6 bits (D5 to D0) of the upper address and the lower 8 bits (14 bits in total). In the case, the upper 2 bits of the upper address are ignored.

(8) Cursor's lower address setting


Register	A0	D7	D6	D5	D4	D3	D2	Dl	D0
Instruction register	1	0	0	0	0	0	1	1	1
Cursor address register (lower byte)	0) (Lower cursor address)							

Readable

(9) Cursor's address setting

Register	A0	D7	D6	D5	D4	D3	D2	Dl	D0	
Instruction register	1	0	0	0	0	1	0	0	0	Read- able
Cursor address register (upper byte)	0		Read- able							

By means of this instruction, the value of the cursor address is written in the cursor address register. In the graphic mode, the cursor is indicated at the position specified by the cursor address register.



Symbol	Name	Meaning	Value				
Нр	Horizontal char- acter pitch	horizontal direction					
H _N	Horizontal char- acter number	zontal char- Number of characters/words per					
Vp	Vertical char- acter pitch	Pitch of character to the vertical direction	l to 16 dots				
Cpu	Cursor start position	A position where the cursor starts display	l to 16 lines				
Cpd	Cursor end position	A position where the cursor stops display	l to 16 lines				
N _x	Vertical direction line number	Display duty	1 to 256				

SPARE PARTS PRICE LIST

CHAPTER 5


ORDER NO	DESCRIPTION	FOB HK (US\$)
ICL8211 ICTL497AC ID0006 IT0004	IC 74HC04 IC 74HC004 IC 74HC008 IC 74HC138 IC 1488 IC 1489 IC 74HC157 IC 74HC161 IC 74HC245 IC 74HC273 FLOPPY DISK CONTROLLER IC 74HC32 MSM6255GS LCD CONTROLLER IC 74HC74 LOW POWER Z80L CPU 2.5MH MSM 82C51ARS USART MSM82C53-5RS TIMER MSM82C55A-5RS PPI IC 7407 IC 74LS14 IC 74LS38 IC 7445 IC2732 EPROM 450NS 4164 D. RAM 200NS 6116 STATIC RAM 200NS 6116 STATIC RAM 200NS 6116 STATIC RAM 200NS 16MHZ X'TAL MAIN PBC VER 1.6 78L12 REGULATOR CMOS IC555 ICL296 SWITCHING REGULAT ICL8211 VOLT DESTESTOR ICTL497AC SWITCHING RGLR IN5822 SWITCHING DIODE TRANSISTOR 9014B	0.30 0.30 0.30 0.50 0.40 0.50 0.60 1.10 0.90 9.50 0.30 9.40 0.40 5.20 2.60 2.60 2.60 2.60 2.60 0.30 0.20 0.50 0.30 0.20 0.50 0.30 0.20 0.50 0.50 0.50 0.30 0.50
IT0012 MS023 RV2501H RV3201H	TRANSISTOR 9015B 5V REED RELAY SPST 5KOHM VR (H TYPE) 20K OHM VR (H TYPE) POWER PCB BOARD	0.10 1.00 0.10 0.10 0.30
SPBW0202-01	LOMEY LCD DOUGD	


DL003 MP021-2 SPBW0203-01 WN020001 WN020002 WN020003 WN020004 WN020005 WN020006 WN020007 WN020008 WN020009 WN020011 WN020017-1 YSBW0201 YSBW0202	2X5 LED RED BW02 MALE ADAPTOR JACK KEYBOARD PCB CABINET TOP CABINET BOTTOM DISPLAY FRONT CABINET DISPLAY BACK CABINET HINGE HINGE PLASTIC BUSHING HANDLE I/O DOOR DISPLAY LOCK HOOK CARTRIDGE TOP BW2 MODULE LENS 3.5" FLOPPY DISK DRIVE LCD MODULE CG640200G	0.10 0.10 1.10 2.20 2.20 0.50 0.60 0.10 0.10 0.10 0.10 0.10 1.10 86.00 123.40 5.30
VSBW0202	BATTERY 6V 3AH RECHARGE	5.30


Effective Date: 1st September, 1985.


CHAPTER 6 CIRCUIT SCHEMATIC AND COMPONENT LAYOUT


- Fig. Al CPU & BOOT ROM
 - A2 Refresh & I/O Logic
 - A3 Dynamic RAM
 - A4 VRAM & LCD Display
 - A5 Parallel I/O & Floppy Disk Controller
 - A6 Timer & Serial I/O
 - A7 Power Board
 - Fig. Bl Main PCB Component Layout
 - B2 PCB Layout, Component Side
 - B3 PCB Layout, Solder Side
 - B4 Power Board Component & PCB Layout
 - Fig. Cl Connector Schematic Diagram
 - C2 Inter-Board Connector Diagram
 - C3 Inter-Board Connector Table

















FIG. Bl Main PCB Component Layout


SPRING FY LANG CALLENGN

SPEND BY: LANG CH KUNN

FIG. B3 PCB Layout, Solder Side

SPRIN BY: LANG CALLWAY





BH026 POWER BOARD VER 1.5








FIG. B4 Power Board Component & PCB Layout





PIN NO.		 _	 	l			ل			

ғамв ∪0.\$

-12v 100

LTH DATE APPD REVISION

SIGNAL

9

PIN NO.

PIN NO.

FRP CND 100 CLP

0 >

<u>ا ۵</u> .5 v

															-						
	SIGNAL	ENY SV #	- 12 V	5 V	1,1	12 V	5 V	RST	GND	5.4	GND	5 V *	LVOP	OND	11	12.V	S V	GND	OND	GND	12.4
on I	PIN NO.										7									0	7
ī	PIN NO.	-	2	3	7	S	Q.	7	æ			6	10	11	1.2	13	71	1.5	16		
71	PIN NO.	-	2		7	5	9	7	80	5	10		1.2	13	1,4	1.5	1.6	1.7	1.8	1.9	2.0

1,4

S

15 12

5 5

01

o :


1.7


16

.E ROW	E ROW	£ ROW	LE ROW	LE ROW	IN WECTOR	CONNEC 10R	E ROW		
HOUSING DOUBLE	HOUSING DOUBLE	HOUSING DOUBLE	HOUSING DOUBLE	HOUSING DOUBLE	FLAT CABLE CONNECTOR	POSITION FLAT CABLE CO	HOUSING SINGLE	TERMINEL RECEPTACLE	RECEPTACLE
POSITION HOUSING	PO51110N	POSITION	P051110N	POS1110N	POSITION	POSITION	POSITION	TERMINEL	TERMINEL
12	18	8	20	16	3 7	34	~		
HS1	HS3	78H	HS 5	н S 7	H S 8	HS10 34	HS9	HS11	HS 12


HOLDING LTD.	INTER- BOARD CONNECTION TABLE	NO LYGH PROJECTION PARTY ON	TOLENACE IN MAN CHED . A. C. D. C.		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	30.62
BONDWELL	INTER- BOARD CO	SD0035		MATERIAL.	F 141 14	

Inter-Board Connector Table FIG. C3









APPENDIX A

Keyboard Matrix

Keyboard Matrix

	x0	Xl	Х2	х3	X 4	X5	X6	·X7
Y9 .	CAP							,
¥8	SHIFT		SPACE BAR	- Z	A	Ω	2	Fl
¥7	CTRL	=	\	Х	S	. M	3	F2
Y 6	a	Р	CURSOR UP	С	D	Е	4	F3
Y 5	1			V	F	R	5	· F4
Y 4	ESC			В	G	T	6	F5
Y 3	TAB	* :	لــه	N	Н	Y	7	F6
¥2	CURSOR DOWN	. ~ <	{ 	M	J	U	8	F7
Υl	CURSOR RIGHT	 	}	< ,	K	I	9	F8
Υ0	CURSOF LEFT		? /	>	L	0	0	DEL

APPENDIXB

Bondwell 2 BIOS Listing

```
************
;CP/M version 2.2 GRAPHIC BIOS RELEASE 1.0 for
;project BH-026 Handbook
                               MARCH, 1985
;edited by: LAM CHI KWAN
************
                                ; base of ccp
                BIOS-1600H
CCP
       EOU
                               ; base of bdos
       EQU
                CCP+806H
BDOS
                               ;current disk no. 0=a,.
                0004H
       EQU
CDISK
                               ;intel i/o byte
                0003H
IOBYTE EQU
                               ;system reset address
RESET
                0000H
        EQU
                                ;82c55 control reg.
                03H
PPICREG EQU
                                ;82c55 port a
                0 O H
        EQU
PPIA
                                ;82c55 port b
                01H
        EQU
PPIB
                                ;82c55 port c
                02H
PPIC
        EQU
                                ;82c53 control reg.
CNTCREG EQU
                13H
                                ;82c53 counter reg. 0
                10H
        EQU
CNT0
                                ;82c53 counter reg. 1
                11H
        EQU
CNTl
                                ;82c53 counter reg. 2
                12H
        EQU
CNT2
                                ;82c5l data reg.
                40H
UTDATA
        EQU
                                ;82c51 control reg.
                41H
        EQU
UTCREG
                                ;82c51 status reg.
                 41H
       EQU
UTSREG
                                ;printer output port
                 50H
PRINTER EQU
                                 ;FDC command reg.
                 60H
FDCCREG EQU
                                 ;FDC status reg.
                 6 OH
FDCSREG EQU
                                 ;FDC track reg.
                 61H
         EQU
 TR
                                ;FDC sector reg.
                 62H
         EQU
 SR
                                 ;FDC data reg.
                 63H
         EQU
 DR
    ----memory bank-----
                         ;ram bank l
                 0
         EQU
 RAMl
                         ;vram bank
         EQU
                 1
 VRAM
                        ;ram bank 2
                 2
 RAM2
         EQU
                        ;ram bank 3
                 3
         EQU
 RAM3
                        ;ram bank 4
                 4
         EQU
 RAM4
                         ;ram bank 5
                 5
         EOU
 RAM5
                         ;ram bank 6
                 6
         EQU
 RAM6
                         ;rom bank
                 7
 ROM
         EQU
                         ; bank mask
                 OF8H
         EQU
 BKMASK
                         ;bank inverse mask
                 07H
 BKIVMS
        EQU
    -----80 coloum x 25 line lcd addr.--
                         ; character rom
                  800H
         EQU
 CROM
                         ; lcd instruction reg.
                  21H
 LCDIST
         EQU
                         ; lcd data reg.
                  20H
 LCDDAT
         EQU
                         ; cursor low addr.
                  07H
         EQU
  CSRADL
                         ; cursor high addr.
                  H80
         EQU
  CSRADH
```

```
; vram start addr. low
                      05H
VSTADL EQU
                               ;vram start addr.high
                      06H
VSTADH EQU
                                ;LCD MODE WORD CSR. ON
                    - 7DH
           EOU
CSRON
                                ;LCD MODE WORD CSR. OFF
                      4DH
CSROFF EQU
    ----control characters-----
                                ;carriage return
                      0 DH
           EQU
CR
                                ;line feed
                      0AH
           EQU
LF
                                ;back space
                      08H
           EOU
BS
                                 ; cursor right
                       0CH
CURRHT EQU
                                 ;cursor up
                       OBH
CURUP EQU
                                ;home cursor
                       ] EH
CURHOM EQU
                      1EH ; nome 500
08H ; back space
00H ; end graphic mode
1BH ; escape
20H ; space
           EQU
 BKSPAC
 ENDGRF
          EQU.
          EOU
 ESC
 SPACE EQU
 ;----esc characters----
 CLEARS EQU 'x' ; clear screen & home
CLINE EQU 'T' ; clear to end of line
CLEND EQU 'Y' ; clear to end of screen
DLINE EQU 'R' ; delete line
ILINE EQU 'E' ; insert line
STRGRF EQU 'G' ; start graphic
INV EQU 'I' ; start inverse char.
ENINV EQU 'N' ; end inverse char.
  ;cp/m to host disk constants
                                              ;cp/m block size
                        2048
  BLKSIZ EQU
                                              ;hst disk sec size
                      ;phy. secs/trk
HSTSIZ/128;hst buff/c=/
  HSTSIZ EQU
                      HSTSIZ/128 ;hst buff/cp/m sec
HSTBLK*HSTSPT ;cp/m secs/trk
HSTBLK-1 ;sec mask
  HSTSPT EQU
  HSTBLK EQU
  CPMSPT EQU
  SECMSK EQU
                       ; sec shift log2(hstblk)
   SECSHF EQU
   MTRON EQU 90H ;set drive motor on MTROFF EQU 19 ;oneshot 5s then motor off MFDBK EQU 5 ;motor feedback pc5 DRIVEO EQU 10H ;drive select 0 pa4 DRIVE1 EQU 20H ;drive select 1 pa5 DISDRV EQU 0CFH ;disable both drive
                                  ;disable both drive
;seek command with verify
;rd 1 sector command ,sso=0
;wr 1 sector command ,sso=0
                         1CH
88H
             EQU
   SEEK
             EQU
   RDSEC
                         H8A0
             EQU
                                    ;move rd/wr head to trk 0
   WRSEC
                          0CH
               EQU
   RECAL
                                    ;10 retry
                          10
               EQU
    RETRY
                          EQU
    NMI
    ENBNMI EQU
    ;bdos constants on entry to write
```

```
;write to allocate
      EQU 0
WRALL
                      ;write to directory
              1
      EQU
WRDIR
                      ;write to unallocated
       EQU
              2
WRUAL
                      ;printer busy flag pc4
;strobe printer data out
        EOU
      EQU
PSTB
                RPKEY2 EQU
            11110000B ;mask ppia
MASKPA EQU.
                1600H/256 ;wboot sec count
 ; jump vector for individual subroutines
 BIOS:
                                :cold start
                CBOOT
        JΡ
                                ;warm start
                WBOOT
 WBOOTE: JP
                                ; console status
                CONST
                                ; console char. in
                CONIN
         JP
                                ; console char. out
                CONOUT
         JP
                                ; list char. out
                LIST
         JP
                                ; punch char. out
                PUNCH
         JP
                                 ;reader char. out
                READER
         JP
                                ; move head to home
                HOME
         JP
                                ;select disk
                 SELDSK
         JР
                                ;set track number
                 SETTRK
         JP
                                 ;set sector number
                 SETSEC
         JP
                                ;set dma address
                 SETDMA
         JΡ
                                read disk;
                 READ
         JP
                                 ;write disk
                 WRITE
         JP
                                 ;return list status
                 LISTST
         JΡ
                                 ;sector translate
                 SECTRAN
         JP
                                 ;switch bank ----DELETED---
                 SWBANK
 SWBANK: JP
 FUNTBL:
                  'DIR',20H,0,0,0,0,0,0,0,0,0,0,0,0
 F1:
         DB
                  'ERA',20H,0,0,0,0,0,0,0,0,0,0,0,0
         DB
                  'TYPE',20H,0,0,0,0,0,0,0,0,0,0,0
         DB
 F3:
                  'REN',20H,0,0,0,0,0,0,0,0,0,0,0,0
         DB
 F4:
                  'SAVE',20H,0,0,0,0,0,0,0,0,0,0,0
  F5:
         DB
                  'STAT',20H,0,0,0,0,0,0,0,0,0,0,0
          DB
 F6:
                  'A:!,0,0,0,0,0,0,0,0,0,0,0,0,0,0
          DB
  F7:
                  'B:',0,0,0,0,0,0,0,0,0,0,0,0,0,0
  F8:
          DB
                  'PIP',20H,0,0,0,0,0,0,0,0,0,0,0,0
          DB
  F9:
                  'ED',20H,0,0,0,0,0,0,0,0,0,0,0,0,0
          DB
  F10:
                  'ASM',20H,0,0,0,0,0,0,0,0,0,0,0,0
          DB
                  'LOAD',20H,0,0,0,0,0,0,0,0,0,0,0
          DB
  F12:
                  'DDT',20H,0,0,0,0,0,0,0,0,0,0,0,0
  F13:
          DB
                  'DUMP',20H,0,0,0,0,0,0,0,0,0,0,0
          DB
  F14:
```

```
'SUBMIT',20H,0,0,0,0,0,0,0,0,0
        DB
F15:
                 'SETUP',0,0,0,0,0,0,0,0,0,0,0
        DB
F16:
                               ;default 300 baud
                 00000101B
BAUDOD: DB
                                ;usart l stopbit
                 01111010B
UARTOD: DB
                                 ;even parity,7bit/char.
                 ; DATA MASK
                                  ;16x
                                  ;7 bit /char.
                 01111111B
BITMSK: DB
; fixed data tables (IBM compatible 3.5" disk)
;disk parameter header
DPBASE:
                          ;no sec. translate
                 HOOOOH
DPB0:
         DW
                          ; bdos use location
                 H0000
         DW
                          ; bdos use location
                 0000H
         DW.
                          ;bdos use location
                 0000H
         DW
                          ;addr. of 128 byte dir buf
                 DIRBF
         DW
                          ;addr. of disk para block
                 DPBLK
         DW
                          ; change disk chack addr.
                 CHK00
         DW
                          ;allocation vector
                  ALL00
         DW
                          ;no sec. translate
                  0000H
         DW
 DPB1:
                          ; bdos use location
                  0000H
         DW
                          ; bdos use location
                  0000H
         DW
                          ;bdos use location
                  H0000
         DW
                          ;addr. of 128 byte dir buf
                  DIRBF
         DW
                          ;addr. of disk para block
                  DPBLK
         DW
                           ; change disk chack addr.
                  CHK01
         DW
                           ;allocation vector
         DW
                  ALLOl
 ; disk parameter block, common to all disks
                                   ;log. sec. per track
                  36
          DW
 DPBLK:
                                    ; block shift (2k block)
                  4
          DB
                                    ; block mask
                  15
          DB
                                    ; extent mask
          DB
                  1
                                   ;total block-l(less sys trk)
                  174
          DW
                                    ;directory max
                   127
          DW
                                   ;alloc 0
                   OCOH
          DB
                                   ;alloc l
                   \cap
          DB
                                   ;check size
                   32
          DW
                                    ;track offset
          DW
                          ;enable rom
                   A,OFH
  CBOOT:
          LD
                   (PPIC),A
          OUT
                                    ; jump to reset address
                   RESET
          JP
                   BOOT
  CBOOTE: JP
  WBOOT:
           DI
                   SP, 80H
           LD
```

```
A, (HSTWRT)
       LD
                 Α
        OR
                 NZ, WRHST
        CALL
                                   ;load ccp, bdos
        XOR
                 (HSTDSK), A
        LD
                 (HSTTRK), A
        LD
                 (HSTSEC), A
        LD
                                    ; home dry a
                 (DROTRK),A
        LD
                 A, MTRON
        LD
                 (CNTCREG), A
        OUT
                 A, (PPIA)
        IN
                 10H
        OR
                  (PPIA),A
        TUO
                 HOLD
        CALL
                                    ;recal command
                 A, OCH
        TD.
                  (FDCCREG),A
        OUT
                  HOLD
         CALL
;$$$$$$$$$$$$$$$$$$$$$$$
                                    ; FOR DEBUG ONLY
                  GOCPM
         JР
;$$$$$$$$$$$$$$$$$$$$$
                  HL,CCP-128
         LD
NEXT:
                  (DMAADR), HL
         LD
                  B, NSECTS
         LD
                  ВC
         PUSH
LOAD:
                                     ;rd to hstbuf
                  RDHST
         CALL
                  A, (ERFLAG)
         LD
                  Α
         OR
                  Z, NOLOER
         JR
                                     ;disk load err
                  WBOOT
         JR
                  DE, (DMAADR)
NOLOER: LD
                  HL, HSTBUF
         LD
                  BC,256
         LD
         LDIR
                   (DMAADR), DE
         LD
                   A, (HSTSEC)
         LD
          INC
                   (HSTSEC),A
          LD
          CР
                   18
                   NZ, NEXTS
          JR
          XOR
                   (HSTSEC),A
          LD
          INC
                   Α
                   (HSTTRK), A
          LD
                   ВC
 NEXTS:
          POP
                   LOAD
          DJNZ
                                      ; READ THE LAST RECORD
                   RDHST
          CALL
                   HL, HSTBUF
          LD
                   DE, (DMAADR)
          LD
                    BC,128
          LD
          LDIR
                                      ; jmp instruction
                    A, 0C3H
  GOCPM:
           LD .
                                      ;for jmp to wboot
                    A, (HOOOO)
           LD
```

```
; wboot entry point
                HL, WBOOTE
       LD
                (0001H),HL
       LD
                                  ;for jmp to bdos
                (0005H),A
       LD
                                  ;bdos entry point
                HL, BDOS
       LD
                (0006H),HL
       LD
                                  ;default dma address is 80h
                BC,0080H
       LD
        CALL
                SETDMA
                                  ; boot rom cannot do this
                SP,0080H
        LD
        XOR
                Α
                                  ; host buffer inactive
                (HSTACT), A
        LD
                                  ; clear unalloc count
                (UNACNT),A
        LD
       ----DELETED IN GRAPHIC BIOS -----
                                  ;set autorun
                HL,AUTO
        LD
                 DE,CCP+7
        LD
                 BC,9
        LD .
        LDIR
        ----DELETED IN GRAPHIC BIOS ----
                 A, (DRV1FL)
        LD
                 Α
        OR
                 Z, AACTIV
        JR
                                  ;get current disk number
                 A, (CDISK)
        LD
                 02
        CP
                 C, VDRIVE
        JR
                 Α
AACTIV: XOR
                                  ; send to the ccp
                 C,A
VDRIVE: LD
        XOR
                                  ;recal drv b
                 (DRV1FL),A
        ---- CHANGED IN GRAPHIC BIOS -----
        LD
                 HL, (CCPETY)
                 DE,CCP+3
         LD
                 (CCPETY), DE
         LD
                  (HL)
         JP
; console status, return Offh if
; character ready, 00h if not
                                   ; save old buffs.
                  HL, KEYBUF
CONST:
         ID
                  DE, KEYBUF2
         LD
                  BC, 4
         LD
         LDIR
                  SCAN
         CALL
                  A, (KEYBUF)
         LD
                  -1
         CP
                  NZ, KEYAVL
         JR
                  A, (KEYCNT)
         LD
                  Α
         OR
                  NZ, KEYAVL
         JR
                                    ;switch back
                  HL, KEYBUF2
                                    ;ctrs.
         LD
                  DE, KEYBUF
          LD
                  BC, 4
          LD
          LDIR
                  A, (KEYBUF)
          LD
```

```
-1
        CP
                 NZ, KEYAVL
        JR
                 A, (KEYCNT)
        LD
                 Α
        OR
        RET
                  A_{i}-1
KEYAVL: LD
         RET
; console input. return keycode in a
                  A, (KEYBUF)
CONIN:
         LD
                  -1
         ĊР
                  Z, NXTCHK
         JR
                  HL, KEYBUF
         ĹD
                  (HL),-1
         LD
         RET
                  A, (KEYCNT)
NXTCHK: LD
                   Α
         OR
                   Z, RDKBD
         JR
                   Α
         DEC
                   (KEYCNT), A
         LD
                   HL, (KEYPTR)
         LD
                   B, (HL)
         LD
                   HL
         INC
                   (KEYPTR), HL
          LD
                   A, (HL)
          LD
                   Α
          OR
                   NZ, RETKEY
          JR
                   (KEYCNT),A
          LD
                   A,B
 RETKEY: LD
          RET
                                     ;delay 3msec
                   HL, OOEOH
          LD
 RDKBD:
                   HOLDE
          CALL
                   SCAN
          CALL
                    CONIN
          JR
  ;scan keyboard and return keycode in acc,
  ; keybuf, keyptr, keycnt
                                     ;read 9 rows
                    HL, NEWTBL+1
           LD
  SCAN:
                    C,8
           LD
                    A, (PPIA)
           ΙN
                    MASKPA
           AND
                    B,A
           LD
                    E,-1
           LD
  SCANKB: LD
                    A,B
                    C
           OR
                     (PPIA),A
           OUT
                     A, (PPIB)
           IN
                     (HL),A
           LD
                     E
            AND
                     E,A
            LD
                     HL
            INC
```

```
DEC
                  P, SCANKB
         JP
                  Ε
         INC
                   Z, VALID
         JP
;
         XOR
                   (CNTRL),A
         LD
                   (SHIFT), A
         LD
                   (CAPS),A
         LD
;
                                      ;caps?
                   A,B
         LD
                   9
         OR
                   (PPIA),A
         OUT
                   A, (PPIB)
          IN
          RRA
                   C, CKCNTL
          JR
                   (CAPS),A
          LD
CKCNTL: LD
                   A,B
                                      ; check cntrl
          OR
                   (PPIA),A
          OUT
                   A, (PPIB)
          ΙN
          RRA
                   C, CKSHFT
          JR
                    (CNTRL),A
          LD
CKSHFT: LD
                    A,B
                                       ; check shift
          OR
                    (PPIA),A
          OUT
                    A, (PPIB)
          IN
          RRA
                    C, CHKEND
          JR
                    (SHIFT), A
          LD
                    A, (CNTRL)
          LD
                    Α
          OR
                    NZ, INVALI
           JP
                    HL, NEWTBL
 CHKEND: LD
                    (HL),-1
           LD
                    HL
           INC
                    0,(HL)
           SET
                    HL
           INC
                     0,(HL)
           SET
  ;
                                        ; compare 10 rows
                     B, 10
           LD
                     DE, NEWTBL
           LD
           LD
                     HL, OLDTBL
                     A, (DE)
           LD
  CMPRE:
                     C, (HL)
           LD
                     C
           XOR
                     C
           AND
                     NZ, DEBOUN
           JR
                     DE
            INC
                     HL
            INC
                     CMPRE
            DJNZ
                                         ;process old key
                      (FLAG1),A
            LD
```

```
(FLAG2),A
         LD
                                     ; compare 10 rows
                  B, 10
         LD
                  DE, NEWTBL
         LD
                  HL, OLDTBL
         LD
                  A, (DE)
COMPRE: LD
                  C, (HL)
         LD
                  C
         OR
         CPL
                   Α
         OR
                   NZ, MEMKEY
         JR
                   DE
CONTIN: INC
                   HL
          INC
                                      ;process old key
                   COMPRE
          DJNZ
                   A, (FLAG2)
          LD
                   Α
          OR
                   Z, VALID
          JR
                   A, (TEMP)
          LD
                   C,A
          LD
                   A, (NPRESS)
          LD
                   C
          CP
                   NZ, VALID
          JR
                   HL,TIMER
          LD
                    (HL)
          INC
                   A, (FLAG3)
          LD
                    Α
          OR
                    NZ,TIME2
          JR
                    A, (TIMER)
          LD
                    RPKEYl
          CP
                    C, VALID
          JR
                    (FLAG3),A
          LD
                    RESTMR
           JR
                    A, (TIMER)
 TIME2:
          LD
                    RPKEY2
           CP
                    C, VALID
           JR
                    RESTMR
           JR
                    C,A
  MEMKEY: LD
                    A, (FLAG2)
           LD
           OR
                    NZ, VALID
           JR
           INC
                    Α
                     (FLAG2),A
           LD
                    BC
           PUSH
                     DE
           PUSH
                     HL
           PUSH
                     A,C
           LD
                     FNDKEY
           CALL
                     (TEMP),A
            LD
                     HL
            POP
                     DE
            POP
                     ВС
            POP
   ;&&&&&& release 1.1 &&&&&&&&
                                        ;see if bad key
                     A, (FLAG4)
            LD
            OR
                     Α
                     NZ, INVALI
            JR
```

```
;&&&&&& release 1.1 &&&&&&&&
                 CONTIN
        JR
                 UPDATE
        CALL
VALID:
INVALI: XOR
                 (KEYCNT), A
        LD
        DEC
                  (KEYBUF),A
        LD
        RET
                                    ;find key-code
                  FNDKEY
DEBOUN: CALL
                  C,A
         LD
;&&&&&& release 1.1 &&&&&&&
                                    ;see if bad key
               __A, (FLAG4)
         LD
                  A
         OR
                  NZ, INVALI
         JR ·
;&&&&&& release 1.1 &&&&&&&&
                  A, (FLAG1)
         LD
         OR
                  NZ, SCNDRD
         JR
                  A,-1
         LD
NSCN:
                  (FLAG1),A
         LD
                  A,C
         LD
                  (NPRESS), A
         LD
                                    ; delay 5msec
                  HL,180H
         LD
                  HOLDE
         CALL
                   SCAN
         JP
                                     ;npress=newkey?
                   A, (NPRESS)
 SCNDRD: LD
                   C
          CP
                   NZ, NSCN
          JR
          XOR
                   (FLAG1),A
          LD
                   (FLAG3),A
          LD
 RESTMR: XOR
                   (TIMER),A
          LD
                   A, (NPRESS)
          LD
                   128
          CP
                   NC, FUNKEY
          JR
          XOR
                   (KEYCNT), A
          LD
                   A, (NPRESS)
          LD
                   (KEYBUF),A
          LD
                   HL,-1
          LD
                    (KEYPTR), HL
          LD
                    UPDATE
          CALL
  EXCHG:
                    A, (KEYBUF)
  FINISH: LD
           RET
                    128
  FUNKEY: SUB
                    A,A
           ADD
                    A,A
           ADD
                    A,A
           ADD
                    A,A
           ADD
           LD
                    E,A
                    D,0
           LD
```

```
HL, FUNTBL
        LD
                 HL, DE
        ADD
                 (KEYPTR), HL
        LD
                 A, 16
        LD
                 (KEYCNT), A
        LD
                 A,-1
        LD
                  (KEYBUF),A
        LD
                  EXCHG
        JR
;find keycode subroutine. pass a, b
;output--keycode in a
FNDKEY: LD
;&&&&&& release 1.1 &&&&&&&&&
                  Α
         XOR
                                    ;no bad key yet
                  (FLAG4),A
         LD
;&&&&&& release 1.1 &&&&&&&&&&
                  В
         DEC
                  A,B
         LD
                  A, A
         ADD
         ADD
                   A, A
                   A,A
         ADD
                   E,A
         LD
                   D,0
         LD
                                     ;true shift?
                   A, (SHIFT)
         LD
                   Α
          OR
                   NZ, ASCII2
          JR
                   HL, ASCII-1
          LD
                   HL,DE
          ADD
                   С
 FNDPOS: RLC
                   HL
          INC
                   NC, FNDPOS
          JR
                   A, (CNTRL)
          LD
          OR
                    Z, NOCNTL
          JR
                    A, (HL)
          LD
                    60H
          CP
                    C, BADKEY
          JR
                    128
           CP
                    NC, BADKEY
           JR
                    1FH
           AND
           RET
                    A, (CAPS)
  NOCNTL: LD
                    Α
           OR
                    Z,GOOUT
           JR
                    A,(HL)
           LD
                    61H
           CP
                    C
           RET
                     7BH
           CP
                    NC
           RET
                     5FH
           AND
           RET
```

```
HL, SHFTBL-1
ASCII2: LD
                HL, DE
        ADD
        RLC
RDPOS:
                HT.
        INC
        JR
                NC, RDPOS
                 A, (HL)
GOOUT:
        LD
        RET
A,-1
BADKEY: LD
                 (FLAG4),A
        LD
        RET
;&&&&&&& release 1.1 &&&&&&&&
                 7FH, 30H, 6FH, 6CH, 2EH, 2FH, 08H, 13H
        DB
ASCII:
                 135,39н,69н,6вн,2Сн,5Dн,3вн,04н
         DB
                 134,38H,75H,6AH,6DH,5BH,5EH,18H
         DB
                 133,37н,79н,68н,6Ен,ОДН,ЗАН,О9Н
         DB
                 132,36H,74H,67H,62H,-1,-1,1BH
         DB
                 131,35H,72H,66H,76H,-1,-1,31H
         DB
                 130,34H,65H,64H,63H,05H,70H,40H
         DB
                 129,33H,77H,73H,78H,5CH,2DH,-1
         DB
                 128,32H,71H,61H,7AH,20H,-1,-1
         DB
                 -1,-1,-1,-1,-1,-1,-1,-1
         DB
                 7FH, 5FH, 4FH, 4CH, 3EH, 3FH, 08H, 13H
SHFTBL: DB
                 143,29H,49H,4BH,3CH,7DH,2BH,04H
         DB
                 142,28H,55H,4AH,4DH,7BH,7EH,18H
         DB
                 141,27H,59H,48H,4EH,0DH,2AH,09H
         DB
                  140,26H,54H,47H,42H,-1,-1,1BH
         DB
                  139,25H,52H,46H,56H,-1,-1,21H
         DB
                  138,24H,45H,44H,43H,05H,50H,60H
         DB
                  137,23H,57H,53H,58H,7CH,3DH,-1
         DB
                  136,22H,51H,41H,5AH,20H,-1,-1
         DB
                  -1, -1, -1, -1, -1, -1, -1, -1
 ; subroutine to copy newtbl to oldtbl
                  HL, NEWTBL
 UPDATE: LD
                  DE, OLDTBL
          LD
                  BC, 10
          LD
          LDIR
 ; GRAPHIC CONSOLE OUT FOR BH-026 HANDBOOK
                             DATE: FEB 28,1985
  CREATED BY C.K.LAM
  ; FEATURES ADDED: ---
  ; ESC 0 GRAPHIC MODE, CLEAR SCREEN (16K VRAM), VSTART=0, HOME TEXT CUI
```

```
HOME GRAPHIC CURSOR. (BOTH CURSOR DEFAULT ON)
        ON TEXT CURSOR
;ESC 1
        OFF TEXT CURSOR
;ESC 2
        ON GRAPHIC CURSOR
;ESC 3
        OFF GRAPHIC CURSOR
;ESC 4
;ESC 5 Y X GRAPHIC CURSOR POSITION
;ESC 6 DOT ON, UPDATE GRAPHIC CURSOR
        DOT OFF, UPDATE GRAPHIC CURSOR
; CONSOLE OUT, PASS (C)
                 IY,0
CONOUT: LD
                  IY,SP
         ADD
                  SP, STACK2
         LD
                  A, (PPIC)
         IN
                  (BANKBF),A
         LD
                  A, (ESC5)
         LD
                  Α
         OR
                  NZ,G05A
         JP
                                    ;esc active?
                  A, (ESCFLG)
         LD
         OR
                  Α
                  NZ, ESCACT
         JR
                                   ;graphic mode?
                  A, (GRFFLG)
         LD
         OR
                  Α
                  NZ, GRAPH
         JR
         LD
                  A,C
                  HL, CTLTBL
         LD
                  B,(HL)
 COMPAR: LD
                  HL
 CNEXT:
         INC
                  (HL)
         CP
          INC
                  HL
                  E,(HL)
         LD
                  HL
          INC
                  D, (HL)
          LD
                  Z,LDJMP
          JR
                  CNEXT
          DJNZ
                   DE, HL
          EX
 LDJMP:
                                    ; goto diff. routine
                   (HL)
          JP
                   A, (ESCFLG)
 ESCACT: LD
                   Α
          DEC
                   (ESCFLG),A
          LD
                   2
          CP
                   NZ, NOT2
          JR
                   A,C
          LD
                   ' = '
          CP
                   Z, RTPATH
          JP
          XOR
                   (ESCFLG),A
          LD
          LD
                   A,C
                   HL, ESCTBL
          LD
                   COMPAR
          JR
           OR
  NOT2:
```

```
Z, CHXY
         JR
                  A,C
         LD
                  (CSNY),A
         LD
                  GOPATH
         JP
         LD
                  A,C
CHXY:
                  32
         SUB
         CP
                  80
                  NC, CRYRTY
         JR
         LD
                  (CUSRX),A
                  A, (CSNY)
         LD
                  32
         SUB
         CP
                  25
                  NC, RTPATH
CRYRTY: JP
                  (CUSRY),A
         LD
                  INCSR
         CALL
                  UDCUSR
         JP
                  A,C
GRAPH:
         LD
                  ENDGRF
         CP
                                     ; display char.
                  NZ,K08
         JP
         XOR
                   (GRFFLG),A
         LD
                  RTPATH
GOPATH: JP
                                     ;count
CTLTBL: DB
                   12
                                     ; carriage ret.
                   CR
         DB
                   K01
         DW
                                     ; line feed
                   LF
         DB
                   K02
         DW
                                     ; cursor right
                   CURRHT
         DB
                   K03
         DW
                                     ; cursor up
                   CURUP
          DB
                   K04
          DW
                                     ; home cursor
                   CURHOM
          DB
                   K05
          DW
                                     ;escape
                   ESC
          DB
                   K06
          DW
                                      ; back space
          DB
                   BKSPAC
                   K07
          DW
                                      ; form feed for kaypro
                   1AH
          DB
                   E01
          DW
                                      ; clear to eol for kayp.
                   18H
          DB
                   E02
                                      ; clear to eos for kayp.
                   17H
          DB
                   E03
          DW
                                      ;bell
                   07H
          DB
                   RTPATH
          DW
                                      ; space or char.
          DB
                   SPACE
                   K08
          DW
                                      ;count
 ESCTBL: DB
                    17
                                      ;clear screen & home
                    CLEARS
          DB
                    E01
          DW
                                      ;clear to end of line
                    CLINE
          DB
                    E02
```

DW

```
; clear to end of screen
                CLEND
       DB
                E03
       DW
                                  ;delete line
                DLINE
       DB
                E04
       DW
                                  ;insert line
                ILINE
       DB
                E05
       DW
                                  ;start graphic
                 STRGRF
       DB
                 E06
        DW
                                  ;start inverse char.
                 INV
        DB
                 E07
        DW
                                   ;end inverse char.
                 ENINV
        DB
        DW
                 E08
                                   :formfeed
                 0CH
        DB
                 E01
        DW
                                   ; TEXT CURSOR ON
                 ין י
        DB·
                 G01
        DW
                                   OFF TEXT CURSOR
                 121
        DB
                 G02
        DW
                                   ; GRAPHIC CURSOR ON
                 '3'
        DB
                 G03
        DW
                                   ;OFF GRAPHIC CURSOR
                 141
        DB
                 G04
        DW
                                   ; GRAPHIC CURSOR POSITION
                 151
        DB
                 G05
        DW
                                   ; DOT ON
                 161
        DB
                 G06
        DW
                                   ; DOT OFF
                 171
        DB
                 G07
        DW
                                   ;no match
                 SPACE
        DB
                                   ; then return
                 E09
        DW
                 INCSR
        CALL
K01:
                                   ;carriage ret
        XOR
                  (CUSRX),A
        LD
                 UDCUSR
         JP
                  INCSR
K02:
         CALL
                                  ;line feed
                  A, (CUSRY)
K02A:
         LD
                  24
         CP
                  Z,BOTTOM
         JR
         INC
                  Α
                  (CUSRY), A
         LD
                  UDCUSR
         JP
                  DE, (VSTART)
BOTTOM: LD
         LD
                  HL,640
                  HL, DE
         ADD
                  DE, HL
         EX
                  BC,25*640
         LD
                  HL, BC
         ADD
                  BC,640
         LD
                  CLLINE
         CALL
                  A,D
         LD
                  3FH
         AND
```

```
D,A
         LD
                  C,LCDDAT
         LD
                                     ;start addr.
         LD
                  A, VSTADL
         OUT
                  (LCDIST),A
         OUT
                  (C),E
         LD
                  A, VSTADH
                  (LCDIST), A
         OUT
         OUT
                  (C),D
                  (VSTART), DE
         LD
         JP
                  UDCUSR
K03:
                  INCSR
         CALL
                                      ; cursor right
                  A, (CUSRX)
к03λ:
         LD
                  79
         CP
                  NZ, MVRHT
         JR
         XOR
                   (CUSRX),A
         LD
                  K02A
         JR
MVRHT:
         INC
                   (CUSRX),A
         LD
                   UDCUSR
         JP
                   A, (CUSRY)
                                      ; cusor up
K04:
         LD
         OR
                   Α
                   Z, RTPATH
         JP
         DEC
                   Α
                   (CUSRY),A
         LD
                   INCSR
         CALL
                   UDCUSR
          JΡ
K05:
          CALL
                   INCSR
                                      ; home cursor
          XOR
K05A:
         LD
                   (CUSRY),A
          LD
                   (CUSRX),A
                   UDCUSR
          JP
                                      ;escape
K06:
          LD
                   A, 3
          LD
                   (ESCFLG), A
                   RTPATH
          JP
                                       ; cusor back
K07:
          LD
                   A, (CUSRX)
          DEC
                   P, BSNEXT
          JΡ
          LD
                   A, (CUSRY)
          OR
                    Z, RTPATH
          JP
          DEC
                   Α
                    (CUSRY),A
          LD
                   A,79
          LD
                    (CUSRX),A
 BSNEXT: LD
          CALL
                    INCSR
                    UDCUSR
          JP
                                       ; display char.
 K08:
                    A, (GRFFLG)
          LD
          OR
                    Α
```

```
A,C
        LD
                  (WORD), A
        LD
                  NZ,GRF
        JR
                                     ; mask off bit 7
                  7,A
        RES
        LD
                  L,A
GRF:
                  H, 0
        LD
                  HL, HL
         ADD
         ADD
                  HL, HL
         ADD
                  HL, HL
                  DE, CROM
         LD
         ADD
                  HL, DE
                  DE, WORDBF
         LD
                  BC,8
         LD
                                     ;rom bank
                  A, (BANKBF)
         LD
                  OF8H
         AND
                  ROM
         OR
                   (PPIC),A
         OUT
         LDIR
                                     ;inverse video?
                   A, (GRFFLG)
         LD
         OR
                   Α
         JR
                   NZ, CKIFLG
                   A, (WORD)
         LD
         OR
                   M, INVMOD
         JР
                   A, (INVFLG)
CKIFLG: LD
         OR
                   Α
                   Z, WRVRAM
         JR
                   SETINV
INVMOD: CALL
WRVRAM: CALL
                   UPSCRN
                   K03A
         JP
E01A:
                   CHVRAM
          CALL
                                      ;clear screen
                   HL, 3FFFH
          LD
                                      ; home cusor
          XOR
CL:
          LD
                   (HL),A
          DEC
                   HL
                   A,H
          LD
                   L
          OR
                   NZ,CL
          JR
                   (VSTART), HL
          LD
          XOR
                   C,LCDIST
          PD
                   B, VSTADL
          LD
                    (C),B
          OUT
                    (LCDDAT),A
          TUO
          INC
                    В
          OUT
                    (C),B
                    (LCDDAT), A
          OUT
          RET
                                       ; clear to end
 E02:
          CALL
                    CTEOL
                                       ; of line
                    RRT
          JR
```

```
; clear to end
                  A, (CUSRX)
CTEOL:
         LD
                                     ; of line
         NEG
                  A,80
         ADD
                   Z, RTPATH
         JP
                   C,A
         LD
                   B, 0
         LD
                   HL, (CUSRPO)
         LD
                   A,8
         LD
                   AF
CLMORE: PUSH
                   ВC
          PUSH
                   HL
          PUSH
                   CLLINE
          CALL
                   HL
          POP
                   ВC
          POP
                    AF
          POP
                    DE,80
          LD
                    HL, DE
          ADD
          DEC
                    NZ, CLMORE
          JR
          RET
                                       ; clear to end
                    CTEOL
 E03:
          CALL
                                       ; of screen
                    A, (CUSRY)
          LD
                                       ;24-cusry
                    A,0E8H
           ADD
           NEG
                    Z, RTPATH
           JP
                    COMPUT
           CALL
                    B,H
           LD
                     C,L
           LD
                     DE, (VERTIC)
           LD
                     HL,640
           LD
                     HL, DE
           ADD
                     CLLINE
           CALL
                     UDCUSR
           JP
 · RRT:
                                        ;delete line
            XOR
  E04:
                     (CUSRX),A
            LD
                     A, (CUSRY)
  TRANSF: LD
                     A, OE8H
            ADD
            NEG
                      Z, DELAST
            JR
                      COMPUT
            CALL
                      B,H
            LD
                      C,L
            LD
                      DE, (VERTIC)
            LD
                      HL,640
            LD
                      HL, DE
             ADD
                      CHVRAM
             CALL
                      ВС
             PUSH
   LOA:
                                         ;rd vram
                      A, (HL)
             LD
                                         ;screen noise
             NOP
             NOP
                       (DE),A
             LD
             INC
                       HL
```

```
DE
         INC
                  ВC
         POP
                  ВС
         DEC
                  A,B
         LD
         OR
                  С
                  NZ,LOA
         JR
         ΕX
                  DE, HL
                  LASTLN
         JR
                  HL, (VERTIC)
DELAST: LD
                  LASTLN
         JR
                                     ;insert line
E05:
         XOR
                  (CUSRX),A
         LD
                  A, (CUSRY)
         LD
                  A,0E8H
         ADD
         NEG
                  Z, DELAST
         JR
                  COMPUT
         CALL
                  В,Н
         LD
                  C,L
         LD
                  HL, 25 * 640-1
         LD
                  DE, (VSTART)
         LD
                  HL, DE
         ADD
                  HL
         PUSH
                  HL,24*640-1
         LD
                   HL,DE
         ADD
                   DΕ
         POP
                   CHVRAM
         CALL
                   BC
MVDATA: PUSH
                   A, (HL)
          LD
                                      ;screen noise
          NOP
          NOP
                   (DE),A
          LD
                   HL
          DEC
                   DE
          DEC
                   ВС
          POP
                   ВС
          DEC
                   A,B
          LD
                   C
          OR
                   NZ, MVDATA
          JR
                   BC,640
 LASTLN: LD
                   CLLINE
          CALL
                   UDCUSR
          JR
                                      ;start graphic
                   A,01
 E06:
          TD
                    (GRFFLG),A
          LD
          JR
                    RTPATH
                                      ;set inverse
                    A,01
 E07:
          TD .
                    (INVFLG),A
          LD
                    RTPATH
           JR
                                       ;end inverse
  E08:
           XOR
                    Α
                    (INVFLG),A
           LD
                    RTPATH
  E09:
           JR
```

```
; clear vram, pass hl, bc
                 CHVRAM ; change to vram
CLLINE: CALL
CLEAR:
        LD
                 A,H
                 00111111B
        AND
        LD
                 H,A
        XOR
                 A
        LD
                 (HL),A
         INC
                 HL
                 ВС
         DEC
                 A,B
         LD
                 C
         OR
                 NZ, CLEAR
        ·JR
         RET
; calculate cusor addr. and o/p to lcd
;pass cusry, cusrx, vstart
                                   ;(640xcusry)+560
                  A, (CUSRY)
UDCUSR: LD
                                    ; +cusrx
                  COMPUT
         CALL
                 DE, (VSTART)
         LD
                 HL,DE
         ADD
                 (VERTIC), HL
         LD
                 DE, (CUSRX)
         LD
                  HL, DE
         ADD
                  (CUSRPO), HL
         LD
                  DE,560
         LD
         ADD
                  HL, DE
                                    ;o/p csr addr.
                  C, LCDDAT
         LD
                  A, CSRADL
         LD
                  (LCDIST),A
         OUT
                  (C),L
         OUT
                  A, CSRADH
         LD
                  (LCDIST), A
         OUT
                  (C),H
         OUT
                  INCSR
         CALL
                  A, (BANKBF)
 RTPATH: LD
                  (PPIC),A
         OUT
                  SP, IY
         LD
         RET
 ; inverse char. pat. in cusrpo
 INCSR:
         NOP
                  CHVRAM
          CALL
                  HL, (CUSRPO)
                   IX, WORDBF
          LD .
                   DE,80
          LD
                   B,8
          LD
                   A,(HL)
 RDPAT:
         LD
                   (IX),A
          LD
          ADD
                   HL, DE
```

```
ΙX
        INC
                RDPAT
       DJNZ
                SETINV
        CALL
; subroutine to set char. pattern in wordbf to inverse mode
                                 ;set inverse
                 B,8
SETINV: LD
                HL, WORDBF
        LD
                 A, (HL)
        LD
SETI:
        CPL
                 (HL),A
                 HL
        INC
        DJNZ
;subroutine to update pattern on screen from wordbuf
                 HL, (CUSRPO)
UPSCRN: LD
                 IX, WORDBF
         LD
                 B,8
         LD
                  DE,80
         LD
                  CHVRAM
         CALL
                  A,H
 WRPATN !
        LD
                  00111111B
         AND
                  H,A
         LD
                  A,(IX)
         LD
                  (HL),A
         LD
                  ΙX
         INC
                  HL, DE
         ADD
                  WRPATN
         DJNZ
 ; subroutine to change to vram bank
                                  ; change to vram
                  A, (BANKBF)
 CHVRAM: LD
                                    ;bank
                  OF8H
          AND
                   VRAM
          OR
                   (PPIC),A
          TUO
  ; subroutine to multiply acc. by 640
                   D,A
  COMPUT: LD
                   E,0
           LD
                   H,D
           LD
                   L,E
           LD
           SLA .
                    H
           SRL
                    HL, DE
           ADD
                    E01A ;ACTIVATE GRAPHIC MODE
          CALL
   E01:
```

```
XOR
                  (DOTPOSY), A
         LD
         LD
                  (DOTPOSX),A
         LD
                  (DOTPOSX+1),A
         LD
                  (DOTBYTE),A
                  (DOTBYTE+1),A
         LD
                                     ; OFF GRF CUSR
         LD
                  A,0C9H
         LD
                  (GRFCSR),A
         LD
                  A,80H
         LD
                   (DOTBIT),A
                  K05A
         JP
;
G01:
                                     ; ON TEXT CURSOR
                  A, (INCSR)
         LD
         OR
                  Α
                   Z, ENG01
         JR
         XOR
                  Α
                   (INCSR),A
         LD
                   INCSR
         CALL
                   C,21H
         LD
         XOR
                  Α
                   (C),A
         OUT
                   C
         DEC
                   A, CSRON
         LD
         OUT
                   (C),A
                  RTPATH
ENG01:
         JP
                                     ;OFF TEXT CURSOR
                   A, (INCSR)
G02:
         LD
         OR
                   NZ, ENGO1
         JR
                   INCSR
         CALL
                   A,0C9H
         LD
                                      ; "RET" INST.
                   (INCSR),A
         LD
                   C,21H
         LD
         XOR
                   Α
                   (C),A
         OUT
         DEC
                   A, CSROFF
         LD
                   (C),A
          OUT
          JR
                   ENG01
                                      ON GRF CUSR
G03:
          LD
                   A, (GRFCSR)
          OR
                   Α
                   Z, ENG01
          JR
          XOR
                   Α
                   (GRFCSR),A
          LD
                   GRFCSR
          CALL
          JR
                   ENG01
                                      ; OFF GRF CUSR
G04:
                   A, (GRFCSR)
          LD
          OR
                   Α
                   NZ, ENG01
          JR
          CALL
                   GRFCSR
                   A,0C9H
          LD
                    (GRFCSR), A
          LD
          JR
                   ENG01
```

```
; MOVE GRF CUSR
                  A, 3
G05:
         LD
                  (ESC5),A
         LD
                  GRFCSR
         CALL
                  ENG01
         JR
G05A:
         DEC
                  Α
                   (ESC5),A
         LD
                   2
         CP
                  NZ, XVALH
         JR
                   A,C
         LD
                                      ; Y RANGE
         CP
                   200
                   C, YRANGE
         JR
         LD
                   A,200
                   (DOTPOSY), A
YRANGE: LD
                   ENG01
         JR
         OR.
                   Α
XVALH:
                   Z, XVALL
          JR
                   A,C
          LD
                   (DOTPOSX+1),A
          LD
                   ENG01
          JR
                   A,C
          LD
XVALL:
                   (DOTPOSX),A
          LD
                   A, (DOTPOSX+1)
          LD
                   2H
          CP
          JR
                   C, XRANGE
                   NZ, OUTRAN
          JR
                   A,C
          LD
                                       ; X RANGE
                   80H
          CP
                   C, XRANGE
          JR
                   BC,27FH
 OUTRAN: LD
                    (DOTPOSX),BC
          LD
                    A, (DOTPOSX)
 XRANGE: LD
                    07H
          AND
                    B,A
          LD
          INC
                    В
          XOR
                    Α
          SCF
                    A '
 SETDOT: RR
                                       ; DOTBIT IN ACC.
                    SETDOT
           DJNZ
                    (DOTBIT), A
           LD
                    DE, (DOTPOSX)
           LD
                    В,3
           LD
 DIVID8: SRL
                    D
                    E
           RR
                    DIVID8
           DJNZ
                    DE
           PUSH
                    A, (DOTPOSY)
           LD
                    L,A
           LD
                    H, 0
           LD
                    HL, HL
           ADD.
                     HL, HL
           ADD
                     HL, HL
           ADD
                              ;*16
                     HL, HL
           ADD
                     HL
           PUSH
                     HL, HL
           ADD
```

```
; * 64
                 HL, HL
        ADD
                 DE
        POP
                          ;*80
                 HL, DE
        ADD
                 DE
        POP
                          ; DOTBYTE
                  HL, DE
        ADD
                  (DOTBYTE), HL
        LD
                  GRFCSR
        CALL
                  RTPATH
         JP
ENG05:
                  CHVRAM
         CALL
G06:
                                    ; DOT ON
                  HL, (DOTBYTE)
         LD
                  A, (DOTBIT)
         LD
                  (HL)
         OR
                  (HL),A
         LD
                  ENG05
         JR
                                     ; DOT OFF
                   CHVRAM
         CALL
G07:
                   A, (DOTBIT)
         LD
          CPL
                   HL, (DOTBYTE)
          LD
                   (HL)
          AND
                   (HL),A
          LD
                   ENG05
          JR
 ;TOGGLE COLOR OF GRF. CUSOR AT DOT POS Y,X
 GRFCSR: RET
                    CHVRAM
          CALL
                    HL, (DOTBYTE)
          LD
                    DE,80
          LD
                    Α
          XOR
                    HL, DE
           SBC
                    В,6
                                       ; TOGGLE COLOR OF
           LD
                    A, (DOTPOSY)
                                       ;GRF. CUSOR AT
           LD
                    Α
           DEC
                                       ; DOT POSY, X
                    -1
           CP
                     Z,LOHALF
           JR
                     Α
  UPBIT:
           DEC
                     -1
           CP
                     Z, LOHALF
           JR
                     AF
           PUSH
                     DE,80
           LD
                     A
            XOR
                     HL, DE
            SBC
                     C, (HL)
            LD
                     A, (DOTBIT)
            LD
                     C
            XOR
                     C,A
            LD
                     (HL),C
            LD
                      AF
            POP
                      UPBIT
            DJNZ
                      HL, (DOTBYTE)
    LOHALF: LD
                      DE,80
             LD
```

```
ADD
                  HL, DE
         LD
                  B,6
         LD
                  A, (DOTPOSY)
         INC
                  Α
         CP
                   200
                   Z,LFHALF
         JR
LOBIT:
         INC
                  Α
         CР
                   200
                   Z, LFHALF
         JR
         PUSH
                  ΑF
         LD
                   DE,80
         ADD
                   HL, DE
         LD
                   C, (HL)
         LD
                   A, (DOTBIT)
         XOR
                   C
         LD .
                   C,A
                   (HL),C
         LD
         POP
                   AF
                   LOBIT
         DJNZ
                   HL, (DOTBYTE)
                                      ; LEFT HALF
LFHALF: LD
         DEC
                   HL
         LD
                   C,(HL)
         INC
                   HL
         LD
                   D,(HL)
         LD
                   A, (DOTBIT)
                   В,0
         LD
                   C
SHTRT:
         SRL
                   D
         RR
         RR
                   E
                   В
         INC
         SRL
                   Α
                   NC, SHTRT
         JR
         LD
                   A,OFEH
         XOR
                   D
         LD
                   D,A
SHTLF:
         SLA
                   E
         RL
                   D
                   C
         RL
                   SHTLF
         DJNZ
         LD
                   (HL),D
         PUSH
                   HL
                   HL, (DOTPOSX)
         LD
         LD
                   A,H
         OR
                   L
         POP
                   HL
         JR
                   Z,RTHALF
         DEC
                   HL
         LD
                   (HL),C
RTHALF: LD
                   HL, (DOTBYTE)
                                      ; RIGHT HALF
          INC
                   HL
         LD
                   E, (HL)
         DEC
                   HL
         LD
                   D, (HL)
```

```
A, (DOTBIT)
        LD
                 B, 0
        LD
SHTLFT: SLA
                 Ε
                  D
        RL
                  C
        RL
         INC
                  В
         SLA
                  Α
                  NC, SHTLFT
         JR
         LD
                  A,7FH
                  D
         XOR
                  D,A
         LD
                  C
SHTRHT: SRL
                  D
         RR
                  \mathbb{E}
         RR
                  SHTRHT
         DJNZ
                  (HL),D
         LD
                  HL
         PUSH
                  DE
         PUSH
                                    ;DOTPOSX=639?
                  HL, (DOTPOSX)
         LD
                  DE, OFD81H
         LD
                  HL, DE
         ADD
                  DE
         POP
                  HL
         POP
                  C
         RET
                  HL
         INC
         LD
                  (HL),E
         RET
; list character from register c
                  A, (IOBYTE)
                                     ; lst:=?
LIST:
         LD
                                     ;=tty,crt?
                   7,A
         BIT
                   Z, CONOUT
         JΡ
                                     ;=ull
         BIT
                   6,A
                  NZ, PTPOUT
         JR
         LD
                   A,C
                   (PRINTER),A
         OUT
                                     ;screen noise
BUSY:
         NOP
                   A, (PPIC)
          ΙN
          BIT
                   4,A
                   Z,BUSY
          JR
          CALL
                   LDELAY
                                     ; set stb low
                   A, (PPIA)
          ΙN
                   7FH
          AND
          OUT
                   (PPIA),A
                   LDELAY
          CALL
                                     ;set stb high
                   80H
          OR
                   (PPIA),A
          OUT
 ;return list status (0 if not ready, OFF if ready)
                                     ;chk lpt?
                   A, (IOBYTE)
 LISTST: LD
                   11000000B
          AND
```

```
10000000B
        CР
                 Z,LPTST
        JR
                                 ;all others ready
                A,OFFH
LSTRDY: LD
        RET
                 A, (PPIC)
        ΙN
LPTST:
        BIT
                 4,A
                 NZ, LSTRDY
        JR
        XOR
        RET
; punch character from register c
                 A, (IOBYTE)
                                 ;tty?
PUNCH:
        LD
                 11000000B
        AND
                 Z, CONOUT
        JP
                                 ;tx rdy?
                 A, (UTSREG)
PTPOUT: IN
        RRA
                 NC, PTPOUT
      ...JP
                 A,C
         LD
                 (UTDATA),A
         OUT
 ; read character into register a from reader device
                                   ;tty?
                 A, (IOBYTE)
READER: LD
                  11000000B
         AND
                  Z, CONIN
         JΡ
                                 ;rx rdy?
                  A, (UTSREG)
         ΙN
 TSTRX:
                  1,A
         BIT
                  Z,TSTRX
         JР
                  A, (UTDATA)
         ΙN
                  HL, BITMSK
         LD
                  (HL)
         AND
 ; move to the track 00 position of current drive
                                   ;select track 0
                  C,00H
         LD
 HOME:
                  SETTRK
          CALL
                                   ;pending write?
                  A, (HSTWRT)
          LD
          OR
                  NZ, HOMED
          JP
                   (HSTACT), A
          LD
          RET
 HOMED:
  ;select disk given by register C
                                error return code;
                   HL,0000H
  SELDSK: LD
          LD
                   A,C
                                   ; must be 0
                   02H
          CP
                                   ;no carry if 3,4,5,...
                   NC
          RET
                   Α
          OR
                   Z,SELDR0
```

```
; lst time sel drv 1?
        LD
                 A, (DRV1FL)
        OR
                 Α
                 NZ, SELDR1
        JR
                                   ; see if drvl ready
        ΙN
                 A, (PPIA)
        LD
                 E,A
                 20H
        OR
        DI
        TUO
                 (PPIA),A
                 A, MTRON
        LD
        OUT
                 (CNTCREG),A
        CALL
                 HOLD
        ΙN
                 A, (FDCCREG)
        RLA
                 C, NDRV
        JR
                                   ; FORCE INTERUPT
                 A,0D8H
        LD
                 (FDCCREG), A
        TUO
                 LDELAY
        CALL
                 A, ODOH
        LD
                 (FDCCREG), A
        OUT
        CALL
                 LDELAY
        LD
                 A, OCH
                                   ;recal
        OUT
                 (FDCCREG), A
        CALL
                 HOLD
        CALL
                 HOLD
        LD
                 A,01
        LD
                 (DRV1FL),A
        DEC
        LD
                 (DRITRK),A
        LD
                 A,E
        OUT
                 (PPIA),A
        LD
                 A, MTROFF
        OUT
                 (CNT2),A
SELDR1: LD
                 A,C
        LD
                 (SEKDSK),A
        LD
                 HL, DPB1
        RET
NDRV:
        CALL
                 DISSEL
                 HL,0
        LD
         RET
SELDR0:
; disk number is in the proper range
; compute proper disk parameter header address
                                   ;C=disk number 0,1
        LD
                 A,C
         LD
                  (SEKDSK), A
         LD
                 HL, DPB0
         RET
;set track given by register c
SETTRK: LD
                  A,C
         LD
                  (SEKTRK), A
        RET
;set sector given by register c
```

```
SETSEC: LD
              A,C
               (SEKSEC), A
       T.D
       RET
              H,B ;translate sector number bc
SECTRAN: LD
      LD
              L,C
       RET
;set dma address given by registers b and c
               L,C ;low order address;high order address;migh order address;save the address
               L,C
SETDMA: LD
        LD
        LD
        RET
; the read entry point
        XOR
READ:
                (UNACNT),A
        LD
        INC
                Α
                              ;rd operation
                (READOP),A
        LD
                               ;rd l hstsec
                (RSFLAG),A
        LD
                               ;into hstbuf
        INC
                               ;treat as unalloc
                (WRTYPE),A
        LD
        JΡ
; the write entry point
WRITE:
        XOR
                              ;wr operation
                (READOP),A
        LD
                                ;wrtype in c
                A,C
        LD
                (WRTYPE), A
        LD
                               ;wr unalloc?
                WRUAL
        CР
               NZ, CHKUNA
        JR
 ;wr to unalloc, set params
                                ;next unalloc rec
                A, BLKSIZ/128
        LD
                (UNACNT), A
        LD
                A, (SEKDSK)
        LD
                                 ;unadsk=sekdsk
                (UNADSK),A
        LD
                A, (SEKTRK)
        LD
                                ;unatrk=sectrk
                (UNATRK),A
        LD
                A, (SEKSEC)
        LD
                             ;unasec=seksec
                (UNASEC),A
        LD
 ; check for wr to unalloc sec
                A, (UNACNT) ; unalloc remain?
 CHKUNA: LD
               . A
         OR
                Z,ALLOC
                                ;skip if not
 ; more unalloc rec remain
                                ;unacnt-l
         DEC
                 A
```

```
LD
                 (UNACNT), A
        LD
                 A, (SEKDSK)
                                   ;same disk?
        LD
                 HL, UNADSK
        CP
                 (HL)
                                   ;sekdsk=unadsk?
         JR
                 NZ,ALLOC
                                   ;skip if not
        LD
                 A, (SEKTRK)
                                   ;sektrk=unatrk?
        LD
                 HL, UNATRK
         CP
                 (HL)
         JR
                 NZ, ALLOC
                                   ;skip if not
         LD
                 A, (SEKSEC)
                                   ; same sec?
         LD
                 HL, UNASEC
         CР
                  (HL)
                                   ; seksec=unasec?
                 NZ,ALLOC
         JR
                                   ;skip if not
; match, move to next sec for future ref.
         INC
                 (HL)
                                   ;unasec+l
        LD
                 A, (HL)
                                   ;end of trk?
        CP
                 CPMSPT
         JR
                 C, NOOVF
                                   ; skip if no overflow
; overflow to next trk
        LD
                 (HL),0
                                   :unasec=0
                 HL, UNATRK
                                   ;unatrk+1
        INC
                 (HL)
; match found, mark as unnecessary pre-rd.
NOOVF:
        XOR
        LD
                 (RSFLAG),A
                                   ;no pre-read
         JR
                 RWOPER
;not an unalloc rec, may need pre-read
ALLOC:
        XOR
        LD
                 (UNACNT),A
                                   ;unacnt=0
         INC
                . A
                                   ;may need pre-rd
        LD
                 (RSFLAG),A
                                   ;so, rsflag=1
; common code for read and write follows
;enter here to perform the rd/wr
RWOPER: XOR
        LD
                 (ERFLAG),A
                                   ;no error yet
        LD
                 A, (SEKSEC)
                                   ; compute hstsec
         SRL
                 Α
                                   ;for hstsec=256
                 (SEKHST), A
        LD
                                   ;store hstsec
;active hstsec?
         LD
                 HL, HSTACT
                                   ;hst buf active?
```

\$

```
LD
                 A, (HL)
                                   ; always become 1
                 (HL), l
        LD
                                   ;was it already?
        OR
                 Α
                                   :fill hst if not
                 Z,FILHST
        JR
                 A, (SEKDSK)
        LD
                 HL, HSTDSK
        LD.
                                   ;sekdsk=hstdsk?
        CP
                 (HL)
                 NZ, NMATCH
        JR
                 A, (SEKTRK)
        LD
                 HL, HSTTRK
        LD
                                    ; sektrk=hsttrk?
        CP
                 (HL)
                 NZ, NMATCH
        JR
                 A, (SEKHST)
        ĽD
                 HL, HSTSEC
        LD
                                    :sckhst=hstsec?
                 (HL)
        CP
                                    ; skip if match
                 Z, MATCH
        JR
                                    ; is wr pending
                 A, (HSTWRT)
NMATCH: LD
                                    ;flag set?
                 Α
        OR
                                    ; if yes wr to disk
                 NZ, WRHST
        CALL
; may have to fill the hst buf
                  A, (SEKDSK)
FILHST: LD
                  (HSTDSK), A
         LD
                  A, (SEKTRK)
         LD
                  (HSTTRK), A
         LD
                  A, (SEKHST)
         LD
                  (HSTSEC), A
         LD
                                    ; need to read?
         LD
                  A, (RSFLAG)
         OR
                  Α
                                    ;yes, if 1
                  NZ, RDHST
         CALL
         XOR
                                     ;no pending write
                  (HSTWRT),A
         LD
; copy data to or from buf
                                     ; mask least sig.
                  A, (SEKSEC)
MATCH:
         LD
                                     ;bit of seksec
                  SECMSK
         AND
                                     ;HL=A
                  L,A
         LD
                  H,0
         LD
         LD
                  B, 7
                  HL, HL
MUL128: ADD
         DJNZ
                  MUL128
;****** AMENDED IN GRAPHIC BIOS *******
                                     ;HL*128
                  HL, HL
         ADD ·
                  HL, HL
         ADD
         ADD
                  HL, HL
                  HL, HL
         ADD
                   HL, HL
         ADD
                   HL, HL
         ADD
```

```
HL, HL
        ADD
, ****** AMENDED IN GRAPHIC BIOS ********
                DE, HSTBUF
        LD
                HL, DE
        ADD
;hl has hst buf addr. plus offset
                                  ;get/put cp/m data
                 DE, (DMAADR)
        LD
                                 ;length of move
                 BC,128
        LD
                                  ; which way?
                A, (READOP)
        LD
        OR
                                 ;skip if read
                 NZ, RWMOVE
        JR
;wr operation, mark and switch direction
                                  ;set pending write
                 A, 1
        LD
                 (HSTWRT), A
        T:D
                                  ;source/dest swap
                 DE, HL
        EX
                                  ; (hstbuf) <> (dmaadr)
RWMOVE: LDIR
;data has moved to/from hstbuf
                                  ;wr type
                 A, (WRTYPE)
         LD
                                  ; to directory?
         CP
                 WRDIR
                                  ; in case of error
                 A, (ERFLAG)
         LD
                                   ; no more process
                 NZ
         RET
 ;clear hstbuf for dir wr
                                   ;error?
         OR
                 Α
                                   ;skip if so
                 NZ
         RET
                  Α
         XOR
                                   ;buf written
                  (HSTWRT), A
         LD
                 WRHST
         CALL
                  A, (ERFLAG)
         LD
         RET
 ; wrhst performs the phy. write to hst disk
 ;rdhst performs the phy. read from hst disk
 ;hstdsk=host disk#, hsttrk=host trk#,
 ;hstsec=host sec#. write "hstziz" bytes
 from hstbuf and return err in erflag
 ;return erflag non-zero if error
                                   ;init rd indica
 WRHST:
          XOR
                  (RDIND),A
          LD
                                   ;phy wr to disk
                  RDWR
          JR
  ;hstdsk=host disk#, hsttrk=host track#,
  ;hstsec=host sec#. read "hstziz" bytes
  ; into hstbuf and return err in erflag
  ;return erflag non-zero if error
```

```
; init rd indica
                  A,OFFH
RDHST:
         LD
                  (RDIND),A
         LD
RDWR:
         DI
                                     ;retry count
                  A, RETRY
         LD
                  (RTYCNT),A
         LD
         XOR
                  Α
                   (ERFLAG),A
         LD
                                     ;m/fdbk=1?
                   A, (PPIC)
REREAD: IN
                   MFDBK, A
         BIT
                                     ; if yes goto mton
                   NZ, MTON
         JR
                                     ; set motor on
                   A, MTRON
         LD
ONMTR:
                   (CNTCREG),A
         TUO
                                     ;delay 0.5 sec
                   HOLD
          CALL
                                     ; motor on again
                   A, MTRON
          LD
MTON:
                   (CNTCREG),A
          OUT
                                      ; force interupt
                   A,0D8H
          LD
 PWRUP:
                   (FDCCREG), A
          OUT
                                      ; delay 16 usec
                   LDELAY
          CALL
                                      ; force interupt
                   A,ODOH
          LD
                   (FDCCREG),A
          OUT
                   LDELAY
          CALL
                   WAIT
          CALL
                                      ;select drive 1?
                   A, (HSTDSK)
          LD
                   01H
          CP
                                      ; if no go to dsk0
                   NZ, DSKO
          JR
 ;
                    A, (PPIA)
          IN
                                      ;select drive 1
                    DRIVEL
          OR
                    (PPIA),A
          OUT
                                      ;hsttrk=drltrk?
                    A, (DRITRK)
          LD
                    (TR),A
           OUT
                    B,A
           LD
                    A, (HSTTRK)
           LD
                    80
           CP
                    NC, RDERR
           JP
                    (DRITRK),A
           LD
  RT1:
                    В
           CP
                    Z,UDSR
           JR
                    (DR),A
           OUT
                    FINDTK
           JR
                    A, (PPIA)
  DSK0:
           IN
                     DRIVE0
           OR
                     (PPIA),A
           OUT
                                       ;hsttrk=dr0trk?
                     A, (DROTRK)
           LD
                     (TR),A
           OUT
                     B,A
            LD
                     A, (HSTTRK)
            LD
                     80
            CP
                     NC, RDERR
            JΡ
                     (DROTRK),A
            LD
   RT2:
```

```
CP
                 В
        JR
                 Z,UDSR
        OUT
                 (DR),A
                                   ; FDC busy?
FINDTK:
                 A, (FDCSREG)
        IN
        RRA
                                    ; busy go err
        JP
                 C, RDERR
                                    ;seek track
                  A, SEEK
        LD
        OUT
                  (FDCCREG),A
                                    ; delay 15 msec
        LD
                 HL,1250
        CALL
                 HOLDE
                  WAIT
                                    ;seek over?
        CALL
                                    ;error occour?
                  10011001B
        AND
                                    ; if yes, go and exit
        JP
                  NZ, RDERR
                  A, (HSTSEC)
                                    ;update SR in FDC
        ΓĎ
UDSR:
                  18
        CP
         JP
                  NC, NORTY
                  (SR),A
        OUT
                  WAIT
NOTRDY: CALL
         BIT
                  7,A
                  NZ, NOTRDY
         JR
                                    ;see if rd or wr
                  A, (RDIND)
         LD
         OR
                  Α
                                    ;no, then it's wr
                  Z, WROP
         JR
                                    ; save nmi content
RDOP:
                  HL, NMI
         LD
                  DE, INSTBF
         LD
                  BC, 6
         LD
         LDIR
                  HL, RSERVE
         LD
                  DE, NMI
         LD
                  BC, 6
         LD
         LDIR
                                     ; load rd sec command
                  A, RDSEC
         LD
                                    ; set destin. addr.
SINGL:
         LD
                  HL, HSTBUF
                                    ;transfer 256 bytes
         LD
                  B, 0
                                     ;FDC data register
                  C,DR
         LD
                  IX, RDWAIT
         LD
                                     ;rd sec command
                  (FDCCREG),A
         OUT
RDWAIT: HALT
                  (IX)
         JP
         POP
                  DE
ALLRD:
                  HL, INSTBF
         LD
                  DE, NMI
         LD
                  BC, 6
         ID
         LDIR
                                     :check error
                  WAIT
         CALL
         AND
                   10011001B
         JP
                   Z, DISSEL
```

```
RDERR
GOERR:
         JR
                                    ;wprot?
                  A, (PPIC)
WROP:
         IN
         RLA
                  NC, NORTY
         JR
                                    ; save nmi content
                  HL, NMI
         LD
                  DE, INSTBF
         LD
                  BC, 6
         LD
         LDIR
                  HL, WSERVE
         LD
                  DE, NMI
         LD
                  BC,6
         LD
         LDIR
                                     ; load wr sec command
                  A, WRSEC
         LD
                                     ;set source addr.
                  HL, HSTBUF
ONESID: LD
                                     ;transfer 256 bytes
                   B,00
         LD
                                     ;FDC data register
                   C,DR
         LD
                                     ; mask status reg.
                   IX, WRWAIT
          LD
                                     ;wr sec command
                   (FDCCREG), A
          OUT
 WRWAIT: HALT
                   (IX)
          JP
                   DE
          POP
 ALLWR:
                                     ; restore content
                   HL, INSTBF
 PRTCT:
          LD
                   DE, NMI
          LD
                   BC,6
          LD
          LDIR
                                      ; check error
                   WAIT
          CALL
                   11011001B
          AND
                    Z, DISSEL
                                      ;restore drive
                    A, RECAL
          LD
 RDERR:
                    (FDCCREG),A
          OUT
                    LDELAY
          CALL
                    WAIT
          CALL
                    A, (HSTDSK)
           LD
           RRA
                    C, RESDV1
           JR
           XOR
                    Α
                    (DROTRK),A
           LD
                    TSTRTY
           JR
  RESDV1: XOR
                    (DRITRK),A
           LD
                                       ;get retry count
                    HL, RTYCNT
  TSTRTY: LD
                    (HL)
           DEC
                    NZ, REREAD
           JP
                                       ;return error
                    A,01H
           LD
  NORTY:
                     (ERFLAG),A
           LD
                                       ;dis-select drive 0,1
                    A, (PPIA)
  DISSEL: IN
                     DISDRV
           AND
                     (PPIA),A
           OUT
                                       ; oneshot 5sec
                     A, MTROFF
           LD
```

```
(CNT2),A
        OUT
        RET
;subroutine to rd FDC status reg. and wait
;until busy flag (bit 0) is reset
                             ;rd stat. reg.
                A, (FDCSREG)
WAIT:
        ΙN
        BIT
                0,A
                NZ, WAIT
        JR
        RET
;instructions to be copied to nmi
                         ;6 bytes
RSERVE: INI
                NZ
        RET
                ALLRD
        JP
                         ;0066H-0067H
WSERVE: OUTI
                         ;0068H
                NZ
        RET
        JP
                 ALLWR
                                ;delay 0.7 sec
                 HL,0000H
HOLD:
        LD
                                  ;12 usec/loop
                 HL
        DEC
HOLDE:
        LD
                 A.H
        OR
                 L
                 NZ, HOLDE
        JR
; subroutine to delay a few micro
                 IX
LDELAY: PUSH
                 IX
         POP
                 ΤX
         PUSH
                 IX
         POP
         RET
 ;---- DELETED IN GRAPHIC BIOS -----
 ; subroutine to change bank pass c, acc
 ;if c=0ff ret current bank in acc
                          A,C
                 LD
 ; SWCHBK:
         INC
                 A, (PPIC)
         ΙN
                 NZ, CHBANK
         JR
                 BKIVMS
         AND
         RET
 ; CHBANK: AND
                 BKMASK
         OR
                  (PPIC),A
         OUT
         RET
       -- CHANGED IN GRAPHIC BIOS ----
                  -1,-1,-1,-1,-1
 ; NEWTBL: DB
                  -1,-1,-1,-1,-1
          DB
                  -1,-1,-1,-1,-1
 ;OLDTBL: DB
                  -1,-1,-1,-1,-1
          DB
 ;----this six ptr/ctr must be contiguous-----
                          ;keycode
                  - ]
 KEYBUF: DB
```

```
;no. of keycode
                0
KEYCNT: DB
                        ;point addr.of key-code
KEYPTR: DW
                0
                         ;alternate key buf
                -1
KEYBUF2: DB
                         ; * no. of keycode
                0
KEYCNT2: DB
                         ; * point addr. of key-codeö
                0
KEYPTR2: DW
                10000000B; POS. OF DOT IN DOTBYTE
DOTBIT: DB
   --- DELETED IN GBIOS --
                 7, 'AUTORUN', 0
                 CCP
CCPETY: DW
                                  ; HOST BUFFER
        EQU
HSTBUF
        DI
BOOT:
                                  ; init ppi.
                 A,OCOH
         LD
                 (PPIA),A
         TUO
                                  ; init modem
                 A,41H
         LD
                 (70H),A
         OUT
  ****** DELETED IN RELEASE 1.1 *******
                                  ;recal drive 0
                 A,ODOH
         LD
                  (PPIA),A
         OUT
                  A, MTRON
         LD
                  (CNTCREG), A
         OUT
                  A,OlH
         LD
                                  ;retry cnt
                  (RTYCNT), A
         LD
                  HOLD
         CALL
                  RDERR
         CALL
    ***** DELETED IN RELEASE 1.1 *******
         XOR
                  HL, FBEGIN
          LD
                  B, FLENGTH
          LD
                  (HL),A
         LD
 FDATA:
                  HL
          INC
                  FDATA
          DJNZ
          DEC
                   B,20
          LD
                   (HL),A
  FDATA2: LD
                   HL
          INC
                   FDATA2
    ****** DELETED IN GBIOS 1.0 *******
          DJNZ
                                    ;init lcd
                   E,05H
          LD
                   C, LCDIST
          LD
                   (C),E
          OUT
          XOR
                   (LCDDAT),A
           OUT
                   \mathbb{E}
           INC
                   (C),E
           OUT
                    (LCDDAT),A
           OUT
           INC
                    (C),E
           OUT
                    (LCDDAT), A
           TUO
                    \mathbf{E}
           INC
                    (C),E
           TUO
                    (LCDDAT),A
           OUT
```

```
;****** DELETED IN GBIOS 1.0 ********
                             ;print heading
  LD HL, HEADING
; PRINT: LD
              A,(HL)
               Α
       OR
               Z, ENPRIN
       JR
               C,A
      LD
               HL
      PUSH
               CONOUT
       CALL
       POP
               HL
               HL
       INC
               PRINT
       JR
                            ; CLEAR SCREEN
               C, lAH
       LD
               CONOUT
       CALL
                              ;init iobyte
               A,94H
ENPRIN: LD
               (IOBYTE),A
                           ;select drive zero
       LD
               Α
        XOR
               (CDISK),A
        LD
               WBOOT
        JP
 ;message to be print out in cboot
               1BH, '*', OAH, OAH, 'CP/M VERSION 2.2 Graphic BIOS 1.0'
                ' Copyright 1985 by Digital Research', ODH, OAH, O
 ; HEADING: DB
      DB
 ;DIRBF 128 scratch directory area
                              ;beginning of data area
                HSTBUF+256
        ORG
                128
 DIRBF: DS
                              ;allocation vector 0
                24
 ALL00: DS
                             ;allocation vector 1
                24
 ALLO1: DS
                               ;check vector 0
                32
 CHK00: DS
                                ; check vector l
                32
 CHK01: DS
     ----UNINITIALIZE DATA-----
                       ;seek track no.
 SEKTRK: DS
                       ;seek sector no.
                1
 SEKSEC: DS
                        ;host disk no.
                 1
 HSTDSK: DS
                        ;host track no.
                 7
  HSTTRK: DS
                        ;host sector no.
  HSTSEC: DS
                        ; hold the phy. sec no.
  SEKHST: DS
                        ;host active flag
                 1
  HSTACT: DS
                        ;no. of unalloc rec left
                 1 .
  UNACNT: DS
                         ;last unalloc disk
                 1
  UNADSK: DS
                         ; last unalloc track
                 1
  UNATRK: DS
                        ; last unalloc sec
                 1
  UNASEC: DS
                         ;read sec flag
                 1
  RSFLAG: DS
                         ;1 if read operation
                 ĺ
  READOP: DS
                         ;write operation type
                 1
  WRTYPE: DS
                         ;last dma address
  DMAADR: DS
```

```
;nonzero if ctrl pressed
                        ; nonzero if shift pressed
CNTRL:
       DS
       DS
               1
                       ;new pressed key-code
SHIFT:
NPRESS: DS
                       ;put temp. old key
                1
       DS
TEMP:
                       ; temp. buffer
                1
       DS
                        ;store ascii from bdos
CSNY:
WORD:
       DS
                        ;store char. pattern
WORDBF: DS
                        ;store prev. bank
                1
BANKBF: DS
                        ;phy. rd or wr indicator
        DS
                        ; hold current try no.
RDIND:
RTYCNT: DS
                        ; hold instruction in nmi
INSTBF: DS
                        ; hold instruction in int
                4
        DS
INTBF:
                1
ERFLAG: DS
                         ; indicate no bad key
                 1
FLAG4:
        DS
 FBEGIN EQU
                 1
 FLAG1: DS
                        ;zero if only 1 oldkey
                 1
 FLAG2: DS
                         ;timing indicator
                 1
 FLAG3: DS
                        ;timer
                1
 TIMER: DS
                        ;nonzero if caplock
                1
 CAPS:
         DS
                        ;cusor x-position
                 2
 CUSRX: DS
                        ; cusor y-position
                 2
 CUSRY: DS
                        ; cusor top coordinate
                 2
 CUSRPO: DS
                        ;curnt line top left
                2 ,
 VERTIC: DS
                        ;vram starting addr.
                2
 VSTART: DS
                        ;indica esc typed
                 1
 ESCFLG: DS
                         ;indica graphic mode
                , • 1
 GRFFLG: DS
                        ;inverse flag
                 1
  INVFLG: DS
                        ;seek disk no.
                 1
  SEKDSK: DS
                         ;write pending flag
                 1
  HSTWRT: DS
                         ; current pos. of head
                  1
                         ; current pos. of head
  DROTRK: DS
                  1
  DRITRK: DS
                          ; lst time access drv l
  DRV1FL: DS
  THE FOLLOWING ARE ADDED IN FOR GRAPHIC BIOS
                          ; DOT POS. Y
                  1
  DOTPOSY: DS
                          ;DOT POS. X
                  2
                          ;LOCATION OF DOT IN VRAM
  DOTPOSX: DS
                  2
1
  DOTBYTE: DS
                           ;ESC5=YX FUNCTION
          DS
  ESC5:
                  $-FBEGIN
   ;----- THE FOLLOWING 20 BYTES MUST FOLLOW ABOVE ---
  FLENGTH EQU
                  10
   NEWTBL: DS
                   10
   OLDTBL:
           DS
                   $-FLENGTH
   FLENG2 EQU
                                   ;temp stack for
                   20
           DS
                                ; bank change
           EQU
   STACK2
           END
```